ARM11 Interrupts: Difference between revisions
No edit summary |
|||
Line 42: | Line 42: | ||
| 0x1E | | 0x1E | ||
| Kernel | | Kernel | ||
| MPCore watchdog - set when the watchdog counter reaches 0 in timer mode, causes interrupt 30 to set as pending | | MPCore watchdog - set when the watchdog counter reaches 0 in timer mode, causes interrupt 30 to set as pending. Only set on core 1 as core 1's timer is used for everything. | ||
|} | |} | ||