File:Stp PCLK VSYNC HSYNC full.jpg: Difference between revisions

From 3dbrew
Jump to navigation Jump to search
LeSpirou (talk | contribs)
12 edits
A rougly 2.6ms long plot of captured video control signals (CLK, H-, VSYNC) of an O3DS.
 
(No difference)

Latest revision as of 04:41, 26 April 2020

Summary

A rougly 2.6ms long plot of captured video control signals (CLK, H-, VSYNC) of an O3DS.

File history

Click on a date/time to view the file as it appeared at that time.

Date/TimeThumbnailDimensionsUserComment
current04:41, 26 April 2020Thumbnail for version as of 04:41, 26 April 20201,828 × 106 (80 KB)LeSpirou (talk | contribs)A rougly 2.6ms long plot of captured video control signals (CLK, H-, VSYNC) of an O3DS.

You cannot overwrite this file.

The following page uses this file:

Metadata

This file contains additional information, probably added from the digital camera or scanner used to create or digitize it.

If the file has been modified from its original state, some details may not fully reflect the modified file.

Retrieved from "https://www.3dbrew.org/w/index.php?title=File:Stp_PCLK_VSYNC_HSYNC_full.jpg&oldid=21170"