GPU/Internal Registers: Difference between revisions
Emufan4568 (talk | contribs) Update GPUREG_VSH_COM_MODE from hardware findings |
m Texunit addresses order |
||
| (2 intermediate revisions by 2 users not shown) | |||
| Line 4,713: | Line 4,713: | ||
|} | |} | ||
Otherwise, ADDR(1) points to a 2D texture, and the rest are empty. | Otherwise, ADDR(1) points to a 2D texture, and the rest are empty. Addresses shall be ordered from lowest to highest, otherwise some faces might not render correctly. | ||
=== GPUREG_TEXUNIT''i''_SHADOW === | === GPUREG_TEXUNIT''i''_SHADOW === | ||
| Line 5,254: | Line 5,254: | ||
|} | |} | ||
Using | Using Previous (15) as a source in the first TEV stage returns the value of source 3. If source 3 has Previous it returns zero. Previous buffer (13) always returns zero. | ||
=== GPUREG_TEXENV''i''_OPERAND === | === GPUREG_TEXENV''i''_OPERAND === | ||
| Line 6,332: | Line 6,332: | ||
|- | |- | ||
| 24 | | 24 | ||
| | | unsigned, Vertical flip? (0 = enable, 1 = disable) | ||
|} | |} | ||