6,264
edits
Changes
Jump to navigation
Jump to search
Line 6:
Line 6: − + − − ===Partitions=== + − + + + + + + + + + Line 25:
Line 32: + Line 30:
Line 38: + Line 35:
Line 44: + Line 40:
Line 50: + Line 45:
Line 56: + Line 50:
Line 62: + − +
no edit summary
===Encryption===
===Encryption===
The NAND file system is encrypted using AES-CTR. The TWL regions of NAND use the TWL NAND [[AES|keyslot]], while the CTR regions use the CTR NAND keyslots. The keyslot used for CTR-NAND partitions is determined by the NCSD partition FS type. The TWL/CTR NAND regions are specified by the NCSD header. The first 0x0B100000 bytes of NAND is encrypted with the TWL keyslot, however before 0x00012E00 only the MBR partition table is encrypted with the TWL keyslot. That region contains the TWL partitions listed below.
The NAND file system is encrypted using AES-CTR. The TWL regions of NAND use the TWL NAND [[AES|keyslot]], while the CTR regions use the CTR NAND [[AES|keyslots]]. The keyslot used for CTR-NAND partitions is determined by the NCSD partition FS type. The TWL/CTR NAND regions are specified by the NCSD header. The first 0x0B100000 bytes of NAND is encrypted with the TWL keyslot, however before 0x00012E00 only the MBR partition table is encrypted with the TWL keyslot. That region contains the TWL partitions listed below.
===NAND structure===
{| class="wikitable" border="1"
{| class="wikitable" border="1"
|-
|-
! Name
! Partition name
! Offset
! Offset
! Size
! Size
! NCSD partition FS type
! Description
! Description
|-
|
| 0x0
| 0x200
|
| NCSD header, this contains the offsets/sizes of the below CTR-NAND partitions. This block also contains the TWL-NAND MBR partition table.
|-
|-
| twln
| twln
| 0x00012E00
| 0x00012E00
| 0x08FB5200
| 0x08FB5200
|
| TWL-NAND FAT16 File System. (DSi)
| TWL-NAND FAT16 File System. (DSi)
|-
|-
| 0x09011A00
| 0x09011A00
| 0x020B6600
| 0x020B6600
|
| TWL-NAND PHOTO FAT12 File System. (DSi)
| TWL-NAND PHOTO FAT12 File System. (DSi)
|-
|-
| 0x0B100000
| 0x0B100000
| 0x00030000
| 0x00030000
| 0x04
| Usually all-zero in the image.
| Usually all-zero in the image.
|-
|-
| 0x0B130000
| 0x0B130000
| 0x00400000
| 0x00400000
| 0x03
| [[FIRM|Firmware]] partition.
| [[FIRM|Firmware]] partition.
|-
|-
| 0x0B530000
| 0x0B530000
| 0x00400000
| 0x00400000
| 0x03
| [[FIRM|Firmware]] partition.(Backup partition, same as above)
| [[FIRM|Firmware]] partition.(Backup partition, same as above)
|-
|-
| 0x0B930000
| 0x0B930000
| 0x2F5D0000
| 0x2F5D0000
| 0x01
| CTR-NAND partition. (3DS)
| CTR-NAND partition. (3DS)
|-
|-
| 0x0B95CA00
| 0x0B95CA00
| 0x2F3E3600
| 0x2F3E3600
|
| CTR-NAND FAT16 File System.
| CTR-NAND FAT16 File System.
|}
|}
3DS TWL NAND FAT partitions has FAT volume name "TWL", for CTR FAT partitions this is "CTR". The offset/size for TWL partitions are stored in the MBR partition table, while the CTR partition table info is stored in the NAND NCSD header. Sector0 in the CTR-NAND partition contains a MBR partition table, and the MBR signature at +0x1fe. The single partition defined by this partition table is the CTR-NAND FAT16 partition.
3DS TWL NAND FAT partitions has FAT volume name "TWL", for CTR FAT partitions this is "CTR". The offset/size for TWL partitions are stored in the MBR partition table, while the CTR partition table info is stored in the NAND NCSD header. Sector0 in the CTR-NAND partition contains a MBR partition table for the TWL-NAND partitions, and the MBR signature at +0x1fe.
None of the above physical NAND partitions are normally accessible from the ARM11, except for twlp. CTR/TWL NAND FS can only be accessed when the exheader access control descriptor for those are enabled. Normally the CTR/TWL NAND descriptors are never enabled for retail ARM11 [[NCCH#CXI|CXI]] processes. The ARM11 can only access "nand:/rw/" mounted as the nandrw [[FS:OpenArchive|archive]], and "nand:/ro/" mounted as the nandro archive below.
None of the above physical NAND partitions are normally accessible from the ARM11, except for twlp. CTR/TWL NAND FS can only be accessed when the exheader access control descriptor for those are enabled. Normally the CTR/TWL NAND descriptors are never enabled for retail ARM11 [[NCCH#CXI|CXI]] processes. The ARM11 can only access "nand:/rw/" mounted as the nandrw [[FS:OpenArchive|archive]], and "nand:/ro/" mounted as the nandro archive below.