NDMA Registers: Difference between revisions

Revision as of 19:56, 14 February 2015 view source Yellows8 (talk \| contribs) Bureaucrats, Administrators 6,264 edits No edit summary ← Older edit		Revision as of 20:03, 14 February 2015 view source Yellows8 (talk \| contribs) Bureaucrats, Administrators 6,264 edits No edit summary Newer edit →
Line 1:		Line 1:
	3DS NDMA has 8 channels.		3DS NDMA has 8 channels. The first 0x100-bytes of this IO mem is mirrored at 0x10002100, repeated every 0x100-bytes until the end of the 0x1000-byte IO mem.

	== Registers ==		== Registers ==