GPU/Internal Registers: Difference between revisions
→Command Header: Size field is 8-bit, not 11-bit (tested on hardware) |
Steveice10 (talk | contribs) |
||
| Line 6,902: | Line 6,902: | ||
| unsigned, Fresnel FR LUT disabled (0 = enabled, 1 = disabled) | | unsigned, Fresnel FR LUT disabled (0 = enabled, 1 = disabled) | ||
|- | |- | ||
| 20 | | 20 | ||
| unsigned, Term 1 reflection component RB LUT disabled (0 = enabled, | | unsigned, Term 1 reflection component RB LUT disabled (0 = enabled, 1 = disabled) | ||
|- | |- | ||
| 21 | | 21 | ||
| unsigned, Term 1 reflection component RG LUT disabled (0 = enabled, | | unsigned, Term 1 reflection component RG LUT disabled (0 = enabled, 1 = disabled) | ||
|- | |- | ||
| 22 | | 22 | ||
| unsigned, Term 1 reflection component RR LUT disabled (0 = enabled, | | unsigned, Term 1 reflection component RR LUT disabled (0 = enabled, 1 = disabled) | ||
|- | |- | ||
| 24 | | 24 | ||