Configuration Memory: Difference between revisions
No edit summary |
|||
| Line 51: | Line 51: | ||
|- | |- | ||
| 0 | | 0 | ||
| | | Clear for dev unit, set for retail | ||
|- | |- | ||
| 1 | | 1 | ||
| Line 63: | Line 63: | ||
|} | |} | ||
Normally this register is all-zero, however bit2 in this register is set by the ARM11 kernel when ARM debug CP14 DSCR bit14 is set. [[NS]] loads the menu TID from MENUTID when bits 1-7 of this register are clear. | Normally this register is all-zero, however bit2 in this register is set by the ARM11 kernel when ARM debug CP14 DSCR bit14 is set. [[NS]] loads the menu TID from MENUTID when bits 1-7 of this register are clear. [[ErrDisp]] will display development error info when bit0 is clear. | ||
=== APPMEMALLOC === | === APPMEMALLOC === | ||