GPU/Shader Instruction Set: Difference between revisions

Revision as of 21:57, 26 February 2014 view source Smea (talk \| contribs) 373 edits m →Registers ← Older edit		Revision as of 22:00, 26 February 2014 view source Smea (talk \| contribs) 373 edits mNo edit summary Newer edit →
Line 192:		Line 192:

	Attribute (input, RO) registers are located within the 0x0-0x10 range. What data they are fed is specified by the CPU.		Attribute (input, RO) registers are located within the 0x0-0x10 range. What data they are fed is specified by the CPU.
	Registers within the 0x20-0x40 ranges seem to be RW. They ~~are often used to access~~ matrix data.		Registers within the 0x20-0x40 ranges seem to be RW. They contain uniforms, such as matrix data.