GPU/Internal Registers: Difference between revisions

Smea (talk | contribs)
formatting fix
Smea (talk | contribs)
Line 3,824: Line 3,824:


* In the case of float24 transfer mode, data should be sent by writing three words which are the concatenation of the float24 value of the uniform register's 4 components, in the reverse order. Assuming each letter corresponds to 4 bits, the format becomes :
* In the case of float24 transfer mode, data should be sent by writing three words which are the concatenation of the float24 value of the uniform register's 4 components, in the reverse order. Assuming each letter corresponds to 4 bits, the format becomes :
 
** first word : ZZWWWWWW
** first word : ZZWWWWWW
** second word : YYYYZZZZ
** second word : YYYYZZZZ
** third word : XXXXXXYY
** third word : XXXXXXYY
 
* In the case of float32 transfer mode, data should be sent by writing four words which are each the float32 value of the uniform register's 4 components, in the reverse order.
* In the case of float32 transfer mode, data should be sent by writing four words which are each the float32 value of the uniform register's 4 components, in the reverse order.