Corelink DMA Engines: Difference between revisions
No edit summary |
No edit summary |
||
| Line 37: | Line 37: | ||
The generated bytecode starts with a FLUSHP on the peripheral_ids for src/dst (if specified). After that, it always moves 0 into DAR. Then it moves the src/dst addresses into SAR/DAR respectively... | The generated bytecode starts with a FLUSHP on the peripheral_ids for src/dst (if specified). After that, it always moves 0 into DAR. Then it moves the src/dst addresses into SAR/DAR respectively... | ||
== | == CDMA Peripheral IDs == | ||
{| class="wikitable" border="1" | {| class="wikitable" border="1" | ||
| Line 79: | Line 79: | ||
| TwlBg | | TwlBg | ||
| LGYFB0/1 | | LGYFB0/1 | ||
|} | |||
== XDMA Peripheral IDs == | |||
{| class="wikitable" border="1" | |||
! ID | |||
! Module | |||
! Description | |||
|- | |||
|} | |} | ||