3dbrew

GPU/Internal Registers: Difference between revisions

← Older editNewer edit →
Yuriks (talk | contribs)
110 edits
→Register list: Add name for a bunch of registers up to 0x200
Yuriks (talk | contribs)
110 edits
→Register list: Renamed more registers 0x200 to 0x300
Line 2,585: Line 2,585:
|
|
|-
|-
! colspan=5 | Geometry pipeline registers
! colspan=4 | Geometry pipeline registers
|
|
|-
|-
Line 2,604: Line 2,604:
|-
|-
| 0203
| 0203
| [[#GPUREG_ATTRIBBUFFER0_CONFIG0|GPUREG_ATTRIBBUFFER0_CONFIG0]]
| [[#GPUREG_ATTRIBBUFFER0_OFFSET|GPUREG_ATTRIBBUFFER0_OFFSET]]
|  
|  
|PICA_REG_LOAD_ARRAY0_ATTR_OFFSET
|PICA_REG_LOAD_ARRAY0_ATTR_OFFSET
Line 2,619: Line 2,619:
|-
|-
| 0206
| 0206
| [[#GPUREG_ATTRIBBUFFER1_CONFIG0|GPUREG_ATTRIBBUFFER1_CONFIG0]]
| [[#GPUREG_ATTRIBBUFFER1_OFFSET|GPUREG_ATTRIBBUFFER1_OFFSET]]
|  
|  
|
|
Line 2,634: Line 2,634:
|-
|-
| 0209
| 0209
| [[#GPUREG_ATTRIBBUFFER2_CONFIG0|GPUREG_ATTRIBBUFFER2_CONFIG0]]
| [[#GPUREG_ATTRIBBUFFER2_OFFSET|GPUREG_ATTRIBBUFFER2_OFFSET]]
|  
|  
|
|
Line 2,649: Line 2,649:
|-
|-
| 020C
| 020C
| [[#GPUREG_ATTRIBBUFFER3_CONFIG0|GPUREG_ATTRIBBUFFER3_CONFIG0]]
| [[#GPUREG_ATTRIBBUFFER3_OFFSET|GPUREG_ATTRIBBUFFER3_OFFSET]]
|  
|  
|
|
Line 2,664: Line 2,664:
|-
|-
| 020F
| 020F
| [[#GPUREG_ATTRIBBUFFER4_CONFIG0|GPUREG_ATTRIBBUFFER4_CONFIG0]]
| [[#GPUREG_ATTRIBBUFFER4_OFFSET|GPUREG_ATTRIBBUFFER4_OFFSET]]
|  
|  
|
|
Line 2,679: Line 2,679:
|-
|-
| 0212
| 0212
| [[#GPUREG_ATTRIBBUFFER5_CONFIG0|GPUREG_ATTRIBBUFFER5_CONFIG0]]
| [[#GPUREG_ATTRIBBUFFER5_OFFSET|GPUREG_ATTRIBBUFFER5_OFFSET]]
|  
|  
|
|
Line 2,694: Line 2,694:
|-
|-
| 0215
| 0215
| [[#GPUREG_ATTRIBBUFFER6_CONFIG0|GPUREG_ATTRIBBUFFER6_CONFIG0]]
| [[#GPUREG_ATTRIBBUFFER6_OFFSET|GPUREG_ATTRIBBUFFER6_OFFSET]]
|  
|  
|
|
Line 2,709: Line 2,709:
|-
|-
| 0218
| 0218
| [[#GPUREG_ATTRIBBUFFER7_CONFIG0|GPUREG_ATTRIBBUFFER7_CONFIG0]]
| [[#GPUREG_ATTRIBBUFFER7_OFFSET|GPUREG_ATTRIBBUFFER7_OFFSET]]
|  
|  
|
|
Line 2,724: Line 2,724:
|-
|-
| 021B
| 021B
| [[#GPUREG_ATTRIBBUFFER8_CONFIG0|GPUREG_ATTRIBBUFFER8_CONFIG0]]
| [[#GPUREG_ATTRIBBUFFER8_OFFSET|GPUREG_ATTRIBBUFFER8_OFFSET]]
|  
|  
|
|
Line 2,739: Line 2,739:
|-
|-
| 021E
| 021E
| [[#GPUREG_ATTRIBBUFFER9_CONFIG0|GPUREG_ATTRIBBUFFER9_CONFIG0]]
| [[#GPUREG_ATTRIBBUFFER9_OFFSET|GPUREG_ATTRIBBUFFER9_OFFSET]]
|  
|  
|
|
Line 2,754: Line 2,754:
|-
|-
| 0221
| 0221
| [[#GPUREG_ATTRIBBUFFERA_CONFIG0|GPUREG_ATTRIBBUFFERA_CONFIG0]]
| [[#GPUREG_ATTRIBBUFFER10_OFFSET|GPUREG_ATTRIBBUFFER10_OFFSET]]
|  
|  
|
|
|-
|-
| 0222
| 0222
| [[#GPUREG_ATTRIBBUFFERA_CONFIG1|GPUREG_ATTRIBBUFFERA_CONFIG1]]
| [[#GPUREG_ATTRIBBUFFER10_CONFIG1|GPUREG_ATTRIBBUFFER10_CONFIG1]]
|  
|  
|
|
|-
|-
| 0223
| 0223
| [[#GPUREG_ATTRIBBUFFERA_CONFIG2|GPUREG_ATTRIBBUFFERA_CONFIG2]]
| [[#GPUREG_ATTRIBBUFFER10_CONFIG2|GPUREG_ATTRIBBUFFER10_CONFIG2]]
|  
|  
|
|
|-
|-
| 0224
| 0224
| [[#GPUREG_ATTRIBBUFFERB_CONFIG0|GPUREG_ATTRIBBUFFERB_CONFIG0]]
| [[#GPUREG_ATTRIBBUFFER11_OFFSET|GPUREG_ATTRIBBUFFER11_OFFSET]]
|  
|  
|
|
|-
|-
| 0225
| 0225
| [[#GPUREG_ATTRIBBUFFERB_CONFIG1|GPUREG_ATTRIBBUFFERB_CONFIG1]]
| [[#GPUREG_ATTRIBBUFFER11_CONFIG1|GPUREG_ATTRIBBUFFER11_CONFIG1]]
|  
|  
|
|
|-
|-
| 0226
| 0226
| [[#GPUREG_ATTRIBBUFFERB_CONFIG2|GPUREG_ATTRIBBUFFERB_CONFIG2]]
| [[#GPUREG_ATTRIBBUFFER11_CONFIG2|GPUREG_ATTRIBBUFFER11_CONFIG2]]
|  
|  
|
|
Line 2,799: Line 2,799:
|-
|-
| 022A
| 022A
| [[#GPUREG_022A|GPUREG_022A]]
| [[#GPUREG_VERTEX_OFFSET|GPUREG_VERTEX_OFFSET]]
|?
|
|PICA_REG_DRAW_VERTEX_OFFSET
|PICA_REG_DRAW_VERTEX_OFFSET
|-
|-
Line 2,869: Line 2,869:
|-
|-
| 0238
| 0238
| [[#GPUREG_0238|GPUREG_0238]]
| [[#GPUREG_CMDBUF_SIZE0|GPUREG_CMDBUF_SIZE0]]
|  
|  
|
|
|-
|-
| 0239
| 0239
| [[#GPUREG_0239|GPUREG_0239]]
| [[#GPUREG_CMDBUF_SIZE1|GPUREG_CMDBUF_SIZE1]]
|  
|  
|
|
|-
|-
| 023A
| 023A
| [[#GPUREG_023A|GPUREG_023A]]
| [[#GPUREG_CMDBUF_ADDR0|GPUREG_CMDBUF_ADDR0]]
|  
|  
|
|
|-
|-
| 023B
| 023B
| [[#GPUREG_023B|GPUREG_023B]]
| [[#GPUREG_CMDBUF_ADDR1|GPUREG_CMDBUF_ADDR1]]
|  
|  
|
|
|-
|-
| 023C
| 023C
| [[#GPUREG_023C|GPUREG_023C]]
| [[#GPUREG_CMDBUF_JUMP0|GPUREG_CMDBUF_JUMP0]]
|  
|  
|
|
|-
|-
| 023D
| 023D
| [[#GPUREG_023D|GPUREG_023D]]
| [[#GPUREG_CMDBUF_JUMP1|GPUREG_CMDBUF_JUMP1]]
|  
|  
|
|
Line 3,316: Line 3,316:
|-
|-
| 0291
| 0291
| [[#GPUREG_GSH_FLOATUNIFORM_DATA|GPUREG_GSH_FLOATUNIFORM_DATA]]
| [[#GPUREG_GSH_FLOATUNIFORM_INDEX|GPUREG_GSH_FLOATUNIFORM_INDEX]]
|  
|  
|PICA_REG_GS_FLOAT_DATA1
|PICA_REG_GS_FLOAT_DATA1
Line 3,366: Line 3,366:
|-
|-
| 029B
| 029B
| [[#GPUREG_GSH_CODETRANSFER_CONFIG|GPUREG_GSH_CODETRANSFER_CONFIG]]
| [[#GPUREG_GSH_CODETRANSFER_INDEX|GPUREG_GSH_CODETRANSFER_INDEX]]
| ?
| ?
|PICA_REG_GS_PROG_ADDR
|PICA_REG_GS_PROG_ADDR
Line 3,416: Line 3,416:
|-
|-
| 02A5
| 02A5
| [[#GPUREG_GSH_OPDESCS_CONFIG|GPUREG_GSH_OPDESCS_CONFIG]]
| [[#GPUREG_GSH_OPDESCS_INDEX|GPUREG_GSH_OPDESCS_INDEX]]
|  
|  
|PICA_REG_GS_PROG_SWIZZLE_ADDR
|PICA_REG_GS_PROG_SWIZZLE_ADDR
Line 3,553: Line 3,553:
|-
|-
| 02C0
| 02C0
| [[#GPUREG_VSH_FLOATUNIFORM_CONFIG|GPUREG_VSH_FLOATUNIFORM_CONFIG]]
| [[#GPUREG_VSH_FLOATUNIFORM_INDEX|GPUREG_VSH_FLOATUNIFORM_INDEX]]
|  
|  
|PICA_REG_VS_FLOAT_ADDR
|PICA_REG_VS_FLOAT_ADDR
Line 3,608: Line 3,608:
|-
|-
| 02CB
| 02CB
| [[#GPUREG_VSH_CODETRANSFER_CONFIG|GPUREG_VSH_CODETRANSFER_CONFIG]]
| [[#GPUREG_VSH_CODETRANSFER_INDEX|GPUREG_VSH_CODETRANSFER_INDEX]]
| ?
| ?
|PICA_REG_VS_PROG_ADDR
|PICA_REG_VS_PROG_ADDR
Line 3,658: Line 3,658:
|-
|-
| 02D5
| 02D5
| [[#GPUREG_VSH_OPDESCS_CONFIG|GPUREG_VSH_OPDESCS_CONFIG]]
| [[#GPUREG_VSH_OPDESCS_INDEX|GPUREG_VSH_OPDESCS_INDEX]]
| ?
| ?
|PICA_REG_VS_PROG_SWIZZLE_ADDR
|PICA_REG_VS_PROG_SWIZZLE_ADDR
Retrieved from "https://www.3dbrew.org/wiki/GPU/Internal_Registers"