6,263
edits
Changes
→0x1EF00X90
== 0x1EF00X90 ==
== 0x1EF00X90 ==
{| class="wikitable" border="1"
! Bit
! Description
|-
| 3-0
| ?
|-
| 6-4
| Controls the framebuffer dimensions and color format
|-
| 31-7
| ?
|}
This register controls how the LCD framebuffer is displayed.
This register controls how the LCD framebuffer is displayed.
== Framebuffers ==
== Framebuffers ==
The GSP module DMAs LCD framebuffers from the GSP module heap in FCRAM into VRAM. These framebuffers normally contain the last rendered frames from the GPU. The color format is BGR8. The framebuffers are drawn from left-to-right, instead of top-to-bottom.(Thus the beginning of the framebuffer is drawn starting at the left side of the screen)
The GSP module DMAs LCD framebuffers from the GSP module heap in FCRAM into VRAM. These framebuffers normally contain the last rendered frames from the GPU. The color format is BGR8. The framebuffers are drawn from left-to-right, instead of top-to-bottom.(Thus the beginning of the framebuffer is drawn starting at the left side of the screen)