516
edits
Changes
Jump to navigation
Jump to search
mLine 330:
Line 330: − + Line 409:
Line 409: − +
no edit summary
The Arm11 kernel configures interrupts the following way:
The Arm11 kernel configures interrupts the following way:
<code>Interrupts 0x00 to 0x1F: edge-triggered, N-N
<nowiki>Interrupts 0x00 to 0x1F: edge-triggered, N-N
Interrupt 0x20: level-sensitive, 1-N
Interrupt 0x20: level-sensitive, 1-N
Interrupt 0x21: level-sensitive, 1-N
Interrupt 0x21: level-sensitive, 1-N
Interrupt 0x7b: level-sensitive, 1-N
Interrupt 0x7b: level-sensitive, 1-N
Interrupt 0x7c: level-sensitive, 1-N
Interrupt 0x7c: level-sensitive, 1-N
Interrupt 0x7d: level-sensitive, 1-N</code>
Interrupt 0x7d: level-sensitive, 1-N</nowiki>
= InterruptData =
= InterruptData =