Changes

13,292 bytes added , 24 January

Update GPUREG_VSH_COM_MODE from hardware findings

Line 1: Line 1: −

[[Category:~~GFX~~]]

+

[[Category:GPU]]

−

~~(this page is hugely WIP)~~

== Overview ==

GPU internal registers are written to through GPU commands. They are used to control the GPU's behavior, that is to say tell it to draw stuff and how we want it drawn.

+

Each command is at least 8 bytes wide. The first word is the command parameter and the second word constitutes the command header. Optionally, more parameter words may follow (potentially including a padding word to align commands to multiples of 8 bytes).

+

In the simplest case, a command is exactly 8 bytes wide. You can think of such a command as writing the parameter word to an internal register (the index of which is given in the command header). The more general case where more than one parameter word is given is equivalent to multiple simple commands (one for each parameter word). If consecutive writing mode is enabled in the command header, the current command index will be incremented after each parameter write. Otherwise, the parameters will be consecutively written to the same register.

+

For example, the sequence "0xAAAAAAAA 0x802F011C 0xBBBBBBBB 0xCCCCCCCC" is equivalent to a call to commands 0xF011C with parameter 0xAAAAAAAA, 0xF011D with parameter 0xBBBBBBBB and 0xF011E with parameter 0xCCCCCCCC. If consecutive writing mode were disabled, the command would be equivalent to three consecutive calls to 0xF011C (once with parameter 0xAAAAAAAA, once with 0xBBBBBBBB, and finally with 0xCCCCCCCC).

+

Invalid GPU command parameters including NaN floats can cause the GPU to hang, which then causes the GSP module to hang as well.

+

The size of GPU command buffers must be 0x10-byte aligned; the lower 3 bits of the size are cleared. A common pitfall is having the finalization command (write to register 0x0010) not executed because it was the last 8 bytes of a non-0x10 byte aligned command buffer, and having the GPU hang as a result.

+

=== Command Header ===

+

{| class="wikitable" border="1"

+

! Bit

+

! Description

+

|-

+

| 0-15

+

| Command ID

+

|-

+

| 16-19

+

| Parameter mask

+

|-

+

| 20-27

+

| Number of extra parameters (may be zero)

+

|-

+

| 28-30

+

| Unused

+

|-

+

| 31

+

| Consecutive writing mode

+

|}

+

=== Parameter masking ===

+

Using a value other than 0xF, parts of a word in internal GPU memory can be updated without touching the other bits of it. For example, setting bit 16 to zero indicates that the least significant byte of the parameter will not be overwritten, setting bit 17 to zero indicates that the parameter's second LSB will not be overwritten, etc. This means that for instance commands 0x00010107 and 0x00020107 refer to the same thing but write different parts of the parameter.

=== Types ===

There are three main types of registers :

−

* configuration registers, which directly map to various rendering properties (for example : [[#GPUREG_FACECULLING_CONFIG|GPUREG_FACECULLING_CONFIG]])

+

* configuration registers, which directly map to various rendering properties (for example: [[#GPUREG_FACECULLING_CONFIG|GPUREG_FACECULLING_CONFIG]])

−

* data transfer registers, which can be seen as FIFOs that let us send sequential chunks of data to the GPU, such as shader code or 1D samplers (for example : [[#~~GPUREG_GSH_CODETRANSFER_DATA~~|GPUREG_GSH_CODETRANSFER_DATA]])

+

* data transfer registers, which can be seen as FIFOs that let us send sequential chunks of data to the GPU, such as shader code or 1D samplers (for example: [[#GPUREG_SH_CODETRANSFER_DATA|GPUREG_GSH_CODETRANSFER_DATA]])

−

* action triggering registers, which tell the GPU to do something, like draw a primitive (for example : [[#GPUREG_DRAWARRAYS|GPUREG_DRAWARRAYS]])

+

* action triggering registers, which tell the GPU to do something, like draw a primitive (for example: [[#GPUREG_DRAWARRAYS|GPUREG_DRAWARRAYS]])

=== Aliases ===

−

It is possible for multiple register (sequential) IDs to correspond to the same register. This is done to leverage the consecutive writing mode for [[GPU ~~Commands]]~~, which makes it possible for a single command to write data to multiple sequential register IDs. For example, register IDs 02C1 through 02C8 all correspond to [[#~~GPUREG_VSH_FLOATUNIFORM_DATA~~|GPUREG_VSH_FLOATUNIFORM_DATA]] so that a consecutively writing command based at 02C0 will write its first parameter to [[#~~GPUREG_VSH_FLOATUNIFORM_CONFIG~~|~~GPUREG_VSH_FLOATUNIFORM_CONFIG~~]] and ever subsequent ones to [[#~~GPUREG_VSH_FLOATUNIFORM_DATA~~|GPUREG_VSH_FLOATUNIFORM_DATA]]

+

It is possible for multiple register (sequential) IDs to correspond to the same register. This is done to leverage the consecutive writing mode for GPU commands, which makes it possible for a single command to write data to multiple sequential register IDs. For example, register IDs 02C1 through 02C8 all correspond to [[#GPUREG_VSH_FLOATUNIFORM_DATAi|GPUREG_VSH_FLOATUNIFORM_DATA''i'']] so that a consecutively writing command based at 02C0 will write its first parameter to [[#GPUREG_VSH_FLOATUNIFORM_INDEX|GPUREG_VSH_FLOATUNIFORM_INDEX]] and ever subsequent ones to [[#GPUREG_VSH_FLOATUNIFORM_DATAi|GPUREG_VSH_FLOATUNIFORM_DATA''i'']]

+

=== Data Types ===

+

{| class="wikitable" border="1"

+

! Name

+

! Description

+

|-

+

| signed

+

| Signed integer

+

|-

+

| unsigned

+

| Unsigned integer

+

|-

+

| floatX.Y.Z

+

| Floating-point number with X sign bits, Y exponent bits, and Z mantissa bits

+

|-

+

| fixedX.Y.Z

+

| Fixed-point number with X sign bits, Y integer bits, and Z fractional bits

+

|}

== Register list ==

Line 1,664: Line 1,717:

|-

| 0140

−

| [[#~~GPUREG_LIGHTx_SPECULAR0~~|GPUREG_LIGHT0_SPECULAR0]]

+

| [[#GPUREG_LIGHTi_SPECULAR0|GPUREG_LIGHT0_SPECULAR0]]

|?

|PICA_REG_FRAG_LIGHT0_SPECULAR0 / PICA_REG_FRAG_LIGHT_START

|-

| 0141

−

| [[#~~GPUREG_LIGHTx_SPECULAR1~~|GPUREG_LIGHT0_SPECULAR1]]

+

| [[#GPUREG_LIGHTi_SPECULAR1|GPUREG_LIGHT0_SPECULAR1]]

|?

|PICA_REG_FRAG_LIGHT0_SPECULAR1

|-

| 0142

−

| [[#~~GPUREG_LIGHTx_DIFFUSE~~|GPUREG_LIGHT0_DIFFUSE]]

+

| [[#GPUREG_LIGHTi_DIFFUSE|GPUREG_LIGHT0_DIFFUSE]]

|?

|PICA_REG_FRAG_LIGHT0_DIFFUSE

|-

| 0143

−

| [[#~~GPUREG_LIGHTx_AMBIENT~~|GPUREG_LIGHT0_AMBIENT]]

+

| [[#GPUREG_LIGHTi_AMBIENT|GPUREG_LIGHT0_AMBIENT]]

|?

|PICA_REG_FRAG_LIGHT0_AMBIENT

|-

| 0144

−

| [[#~~GPUREG_LIGHTx_XY~~|GPUREG_LIGHT0_XY]]

+

| [[#GPUREG_LIGHTi_XY|GPUREG_LIGHT0_XY]]

|?

|PICA_REG_FRAG_LIGHT0_POSITION_XY

|-

| 0145

−

| [[#~~GPUREG_LIGHTx_Z~~|GPUREG_LIGHT0_Z]]

+

| [[#GPUREG_LIGHTi_Z|GPUREG_LIGHT0_Z]]

|?

|PICA_REG_FRAG_LIGHT0_POSITION_Z

|-

| 0146

−

| [[#~~GPUREG_LIGHTx_SPOTDIR_XY~~|GPUREG_LIGHT0_SPOTDIR_XY]]

+

| [[#GPUREG_LIGHTi_SPOTDIR_XY|GPUREG_LIGHT0_SPOTDIR_XY]]

|?

|PICA_REG_FRAG_LIGHT0_SPOT_XY

|-

| 0147

−

| [[#~~GPUREG_LIGHTx_SPOTDIR_Z~~|GPUREG_LIGHT0_SPOTDIR_Z]]

+

| [[#GPUREG_LIGHTi_SPOTDIR_Z|GPUREG_LIGHT0_SPOTDIR_Z]]

|?

|PICA_REG_FRAG_LIGHT0_SPOT_Z

Line 1,709: Line 1,762:

|-

| 0149

−

| [[#~~GPUREG_LIGHTx_CONFIG~~|GPUREG_LIGHT0_CONFIG]]

+

| [[#GPUREG_LIGHTi_CONFIG|GPUREG_LIGHT0_CONFIG]]

|

|PICA_REG_FRAG_LIGHT0_TYPE

|-

| 014A

−

| [[#~~GPUREG_LIGHTx_ATTENUATION_BIAS~~|GPUREG_LIGHT0_ATTENUATION_BIAS]]

+

| [[#GPUREG_LIGHTi_ATTENUATION_BIAS|GPUREG_LIGHT0_ATTENUATION_BIAS]]

|?

|PICA_REG_FRAG_LIGHT0_DIST_ATTN_BIAS

|-

| 014B

−

| [[#~~GPUREG_LIGHTx_ATTENUATION_SCALE~~|GPUREG_LIGHT0_ATTENUATION_SCALE]]

+

| [[#GPUREG_LIGHTi_ATTENUATION_SCALE|GPUREG_LIGHT0_ATTENUATION_SCALE]]

|?

|PICA_REG_FRAG_LIGHT0_DIST_ATTN_SCALE

Line 1,744: Line 1,797:

|-

| 0150

−

| [[#~~GPUREG_LIGHTx_SPECULAR0~~|GPUREG_LIGHT1_SPECULAR0]]

+

| [[#GPUREG_LIGHTi_SPECULAR0|GPUREG_LIGHT1_SPECULAR0]]

|?

|PICA_REG_FRAG_LIGHT1_SPECULAR0

|-

| 0151

−

| [[#~~GPUREG_LIGHTx_SPECULAR1~~|GPUREG_LIGHT1_SPECULAR1]]

+

| [[#GPUREG_LIGHTi_SPECULAR1|GPUREG_LIGHT1_SPECULAR1]]

|?

|PICA_REG_FRAG_LIGHT1_SPECULAR1

|-

| 0152

−

| [[#~~GPUREG_LIGHTx_DIFFUSE~~|GPUREG_LIGHT1_DIFFUSE]]

+

| [[#GPUREG_LIGHTi_DIFFUSE|GPUREG_LIGHT1_DIFFUSE]]

|?

|PICA_REG_FRAG_LIGHT1_DIFFUSE

|-

| 0153

−

| [[#~~GPUREG_LIGHTx_AMBIENT~~|GPUREG_LIGHT1_AMBIENT]]

+

| [[#GPUREG_LIGHTi_AMBIENT|GPUREG_LIGHT1_AMBIENT]]

|?

|PICA_REG_FRAG_LIGHT1_AMBIENT

|-

| 0154

−

| [[#~~GPUREG_LIGHTx_XY~~|GPUREG_LIGHT1_XY]]

+

| [[#GPUREG_LIGHTi_XY|GPUREG_LIGHT1_XY]]

|?

|PICA_REG_FRAG_LIGHT1_POSITION_XY

|-

| 0155

−

| [[#~~GPUREG_LIGHTx_Z~~|GPUREG_LIGHT1_Z]]

+

| [[#GPUREG_LIGHTi_Z|GPUREG_LIGHT1_Z]]

|?

|PICA_REG_FRAG_LIGHT1_POSITION_Z

|-

| 0156

−

| [[#~~GPUREG_LIGHTx_SPOTDIR_XY~~|GPUREG_LIGHT1_SPOTDIR_XY]]

+

| [[#GPUREG_LIGHTi_SPOTDIR_XY|GPUREG_LIGHT1_SPOTDIR_XY]]

|?

|PICA_REG_FRAG_LIGHT1_SPOT_XY

|-

| 0157

−

| [[#~~GPUREG_LIGHTx_SPOTDIR_Z~~|GPUREG_LIGHT1_SPOTDIR_Z]]

+

| [[#GPUREG_LIGHTi_SPOTDIR_Z|GPUREG_LIGHT1_SPOTDIR_Z]]

|?

|PICA_REG_FRAG_LIGHT1_SPOT_Z

Line 1,789: Line 1,842:

|-

| 0159

−

| [[#~~GPUREG_LIGHTx_CONFIG~~|GPUREG_LIGHT1_CONFIG]]

+

| [[#GPUREG_LIGHTi_CONFIG|GPUREG_LIGHT1_CONFIG]]

|?

|PICA_REG_FRAG_LIGHT1_TYPE

|-

| 015A

−

| [[#~~GPUREG_LIGHTx_ATTENUATION_BIAS~~|GPUREG_LIGHT1_ATTENUATION_BIAS]]

+

| [[#GPUREG_LIGHTi_ATTENUATION_BIAS|GPUREG_LIGHT1_ATTENUATION_BIAS]]

|?

|PICA_REG_FRAG_LIGHT1_DIST_ATTN_BIAS

|-

| 015B

−

| [[#~~GPUREG_LIGHTx_ATTENUATION_SCALE~~|GPUREG_LIGHT1_ATTENUATION_SCALE]]

+

| [[#GPUREG_LIGHTi_ATTENUATION_SCALE|GPUREG_LIGHT1_ATTENUATION_SCALE]]

|?

|PICA_REG_FRAG_LIGHT1_DIST_ATTN_SCALE

Line 1,824: Line 1,877:

|-

| 0160

−

| [[#~~GPUREG_LIGHTx_SPECULAR0~~|GPUREG_LIGHT2_SPECULAR0]]

+

| [[#GPUREG_LIGHTi_SPECULAR0|GPUREG_LIGHT2_SPECULAR0]]

|?

|PICA_REG_FRAG_LIGHT2_SPECULAR0

|-

| 0161

−

| [[#~~GPUREG_LIGHTx_SPECULAR1~~|GPUREG_LIGHT2_SPECULAR1]]

+

| [[#GPUREG_LIGHTi_SPECULAR1|GPUREG_LIGHT2_SPECULAR1]]

|?

|PICA_REG_FRAG_LIGHT2_SPECULAR1

|-

| 0162

−

| [[#~~GPUREG_LIGHTx_DIFFUSE~~|GPUREG_LIGHT2_DIFFUSE]]

+

| [[#GPUREG_LIGHTi_DIFFUSE|GPUREG_LIGHT2_DIFFUSE]]

|?

|PICA_REG_FRAG_LIGHT2_DIFFUSE

|-

| 0163

−

| [[#~~GPUREG_LIGHTx_AMBIENT~~|GPUREG_LIGHT2_AMBIENT]]

+

| [[#GPUREG_LIGHTi_AMBIENT|GPUREG_LIGHT2_AMBIENT]]

|?

|PICA_REG_FRAG_LIGHT2_AMBIENT

|-

| 0164

−

| [[#~~GPUREG_LIGHTx_XY~~|GPUREG_LIGHT2_XY]]

+

| [[#GPUREG_LIGHTi_XY|GPUREG_LIGHT2_XY]]

|?

|PICA_REG_FRAG_LIGHT2_POSITION_XY

|-

| 0165

−

| [[#~~GPUREG_LIGHTx_Z~~|GPUREG_LIGHT2_Z]]

+

| [[#GPUREG_LIGHTi_Z|GPUREG_LIGHT2_Z]]

|?

|PICA_REG_FRAG_LIGHT2_POSITION_Z

|-

| 0166

−

| [[#~~GPUREG_LIGHTx_SPOTDIR_XY~~|GPUREG_LIGHT2_SPOTDIR_XY]]

+

| [[#GPUREG_LIGHTi_SPOTDIR_XY|GPUREG_LIGHT2_SPOTDIR_XY]]

|?

|PICA_REG_FRAG_LIGHT2_SPOT_XY

|-

| 0167

−

| [[#~~GPUREG_LIGHTx_SPOTDIR_Z~~|GPUREG_LIGHT2_SPOTDIR_Z]]

+

| [[#GPUREG_LIGHTi_SPOTDIR_Z|GPUREG_LIGHT2_SPOTDIR_Z]]

|?

|PICA_REG_FRAG_LIGHT2_SPOT_Z

Line 1,869: Line 1,922:

|-

| 0169

−

| [[#~~GPUREG_LIGHTx_CONFIG~~|GPUREG_LIGHT2_CONFIG]]

+

| [[#GPUREG_LIGHTi_CONFIG|GPUREG_LIGHT2_CONFIG]]

|?

|PICA_REG_FRAG_LIGHT2_TYPE

|-

| 016A

−

| [[#~~GPUREG_LIGHTx_ATTENUATION_BIAS~~|GPUREG_LIGHT2_ATTENUATION_BIAS]]

+

| [[#GPUREG_LIGHTi_ATTENUATION_BIAS|GPUREG_LIGHT2_ATTENUATION_BIAS]]

|?

|PICA_REG_FRAG_LIGHT2_DIST_ATTN_BIAS

|-

| 016B

−

| [[#~~GPUREG_LIGHTx_ATTENUATION_SCALE~~|GPUREG_LIGHT2_ATTENUATION_SCALE]]

+

| [[#GPUREG_LIGHTi_ATTENUATION_SCALE|GPUREG_LIGHT2_ATTENUATION_SCALE]]

|?

|PICA_REG_FRAG_LIGHT2_DIST_ATTN_SCALE

Line 1,904: Line 1,957:

|-

| 0170

−

| [[#~~GPUREG_LIGHTx_SPECULAR0~~|GPUREG_LIGHT3_SPECULAR0]]

+

| [[#GPUREG_LIGHTi_SPECULAR0|GPUREG_LIGHT3_SPECULAR0]]

|?

|PICA_REG_FRAG_LIGHT3_SPECULAR0

|-

| 0171

−

| [[#~~GPUREG_LIGHTx_SPECULAR1~~|GPUREG_LIGHT3_SPECULAR1]]

+

| [[#GPUREG_LIGHTi_SPECULAR1|GPUREG_LIGHT3_SPECULAR1]]

|?

|PICA_REG_FRAG_LIGHT3_SPECULAR1

|-

| 0172

−

| [[#~~GPUREG_LIGHTx_DIFFUSE~~|GPUREG_LIGHT3_DIFFUSE]]

+

| [[#GPUREG_LIGHTi_DIFFUSE|GPUREG_LIGHT3_DIFFUSE]]

|?

|PICA_REG_FRAG_LIGHT3_DIFFUSE

|-

| 0173

−

| [[#~~GPUREG_LIGHTx_AMBIENT~~|GPUREG_LIGHT3_AMBIENT]]

+

| [[#GPUREG_LIGHTi_AMBIENT|GPUREG_LIGHT3_AMBIENT]]

|?

|PICA_REG_FRAG_LIGHT3_AMBIENT

|-

| 0174

−

| [[#~~GPUREG_LIGHTx_XY~~|GPUREG_LIGHT3_XY]]

+

| [[#GPUREG_LIGHTi_XY|GPUREG_LIGHT3_XY]]

|?

|PICA_REG_FRAG_LIGHT3_POSITION_XY

|-

| 0175

−

| [[#~~GPUREG_LIGHTx_Z~~|GPUREG_LIGHT3_Z]]

+

| [[#GPUREG_LIGHTi_Z|GPUREG_LIGHT3_Z]]

|?

|PICA_REG_FRAG_LIGHT3_POSITION_Z

|-

| 0176

−

| [[#~~GPUREG_LIGHTx_SPOTDIR_XY~~|GPUREG_LIGHT3_SPOTDIR_XY]]

+

| [[#GPUREG_LIGHTi_SPOTDIR_XY|GPUREG_LIGHT3_SPOTDIR_XY]]

|?

|PICA_REG_FRAG_LIGHT3_SPOT_XY

|-

| 0177

−

| [[#~~GPUREG_LIGHTx_SPOTDIR_Z~~|GPUREG_LIGHT3_SPOTDIR_Z]]

+

| [[#GPUREG_LIGHTi_SPOTDIR_Z|GPUREG_LIGHT3_SPOTDIR_Z]]

|?

|PICA_REG_FRAG_LIGHT3_SPOT_Z

Line 1,949: Line 2,002:

|-

| 0179

−

| [[#~~GPUREG_LIGHTx_CONFIG~~|GPUREG_LIGHT3_CONFIG]]

+

| [[#GPUREG_LIGHTi_CONFIG|GPUREG_LIGHT3_CONFIG]]

|?

|PICA_REG_FRAG_LIGHT3_TYPE

|-

| 017A

−

| [[#~~GPUREG_LIGHTx_ATTENUATION_BIAS~~|GPUREG_LIGHT3_ATTENUATION_BIAS]]

+

| [[#GPUREG_LIGHTi_ATTENUATION_BIAS|GPUREG_LIGHT3_ATTENUATION_BIAS]]

|?

|PICA_REG_FRAG_LIGHT3_DIST_ATTN_BIAS

|-

| 017B

−

| [[#~~GPUREG_LIGHTx_ATTENUATION_SCALE~~|GPUREG_LIGHT3_ATTENUATION_SCALE]]

+

| [[#GPUREG_LIGHTi_ATTENUATION_SCALE|GPUREG_LIGHT3_ATTENUATION_SCALE]]

|?

|PICA_REG_FRAG_LIGHT3_DIST_ATTN_SCALE

Line 1,984: Line 2,037:

|-

| 0180

−

| [[#~~GPUREG_LIGHTx_SPECULAR0~~|GPUREG_LIGHT4_SPECULAR0]]

+

| [[#GPUREG_LIGHTi_SPECULAR0|GPUREG_LIGHT4_SPECULAR0]]

|?

|PICA_REG_FRAG_LIGHT4_SPECULAR0

|-

| 0181

−

| [[#~~GPUREG_LIGHTx_SPECULAR1~~|GPUREG_LIGHT4_SPECULAR1]]

+

| [[#GPUREG_LIGHTi_SPECULAR1|GPUREG_LIGHT4_SPECULAR1]]

|?

|PICA_REG_FRAG_LIGHT4_SPECULAR1

|-

| 0182

−

| [[#~~GPUREG_LIGHTx_DIFFUSE~~|GPUREG_LIGHT4_DIFFUSE]]

+

| [[#GPUREG_LIGHTi_DIFFUSE|GPUREG_LIGHT4_DIFFUSE]]

|?

|PICA_REG_FRAG_LIGHT4_DIFFUSE

|-

| 0183

−

| [[#~~GPUREG_LIGHTx_AMBIENT~~|GPUREG_LIGHT4_AMBIENT]]

+

| [[#GPUREG_LIGHTi_AMBIENT|GPUREG_LIGHT4_AMBIENT]]

|?

|PICA_REG_FRAG_LIGHT4_AMBIENT

|-

| 0184

−

| [[#~~GPUREG_LIGHTx_XY~~|GPUREG_LIGHT4_XY]]

+

| [[#GPUREG_LIGHTi_XY|GPUREG_LIGHT4_XY]]

|?

|PICA_REG_FRAG_LIGHT4_POSITION_XY

|-

| 0185

−

| [[#~~GPUREG_LIGHTx_Z~~|GPUREG_LIGHT4_Z]]

+

| [[#GPUREG_LIGHTi_Z|GPUREG_LIGHT4_Z]]

|?

|PICA_REG_FRAG_LIGHT4_POSITION_Z

|-

| 0186

−

| [[#~~GPUREG_LIGHTx_SPOTDIR_XY~~|GPUREG_LIGHT4_SPOTDIR_XY]]

+

| [[#GPUREG_LIGHTi_SPOTDIR_XY|GPUREG_LIGHT4_SPOTDIR_XY]]

|?

|PICA_REG_FRAG_LIGHT4_SPOT_XY

|-

| 0187

−

| [[#~~GPUREG_LIGHTx_SPOTDIR_Z~~|GPUREG_LIGHT4_SPOTDIR_Z]]

+

| [[#GPUREG_LIGHTi_SPOTDIR_Z|GPUREG_LIGHT4_SPOTDIR_Z]]

|?

|PICA_REG_FRAG_LIGHT4_SPOT_Z

Line 2,029: Line 2,082:

|-

| 0189

−

| [[#~~GPUREG_LIGHTx_CONFIG~~|GPUREG_LIGHT4_CONFIG]]

+

| [[#GPUREG_LIGHTi_CONFIG|GPUREG_LIGHT4_CONFIG]]

|?

|PICA_REG_FRAG_LIGHT4_TYPE

|-

| 018A

−

| [[#~~GPUREG_LIGHTx_ATTENUATION_BIAS~~|GPUREG_LIGHT4_ATTENUATION_BIAS]]

+

| [[#GPUREG_LIGHTi_ATTENUATION_BIAS|GPUREG_LIGHT4_ATTENUATION_BIAS]]

|?

|PICA_REG_FRAG_LIGHT4_DIST_ATTN_BIAS

|-

| 018B

−

| [[#~~GPUREG_LIGHTx_ATTENUATION_SCALE~~|GPUREG_LIGHT4_ATTENUATION_SCALE]]

+

| [[#GPUREG_LIGHTi_ATTENUATION_SCALE|GPUREG_LIGHT4_ATTENUATION_SCALE]]

|?

|PICA_REG_FRAG_LIGHT4_DIST_ATTN_SCALE

Line 2,064: Line 2,117:

|-

| 0190

−

| [[#~~GPUREG_LIGHTx_SPECULAR0~~|GPUREG_LIGHT5_SPECULAR0]]

+

| [[#GPUREG_LIGHTi_SPECULAR0|GPUREG_LIGHT5_SPECULAR0]]

|?

|PICA_REG_FRAG_LIGHT5_SPECULAR0

|-

| 0191

−

| [[#~~GPUREG_LIGHTx_SPECULAR1~~|GPUREG_LIGHT5_SPECULAR1]]

+

| [[#GPUREG_LIGHTi_SPECULAR1|GPUREG_LIGHT5_SPECULAR1]]

|?

|PICA_REG_FRAG_LIGHT5_SPECULAR1

|-

| 0192

−

| [[#~~GPUREG_LIGHTx_DIFFUSE~~|GPUREG_LIGHT5_DIFFUSE]]

+

| [[#GPUREG_LIGHTi_DIFFUSE|GPUREG_LIGHT5_DIFFUSE]]

|?

|PICA_REG_FRAG_LIGHT5_DIFFUSE

|-

| 0193

−

| [[#~~GPUREG_LIGHTx_AMBIENT~~|GPUREG_LIGHT5_AMBIENT]]

+

| [[#GPUREG_LIGHTi_AMBIENT|GPUREG_LIGHT5_AMBIENT]]

|?

|PICA_REG_FRAG_LIGHT5_AMBIENT

|-

| 0194

−

| [[#~~GPUREG_LIGHTx_XY~~|GPUREG_LIGHT5_XY]]

+

| [[#GPUREG_LIGHTi_XY|GPUREG_LIGHT5_XY]]

|?

|PICA_REG_FRAG_LIGHT5_POSITION_XY

|-

| 0195

−

| [[#~~GPUREG_LIGHTx_Z~~|GPUREG_LIGHT5_Z]]

+

| [[#GPUREG_LIGHTi_Z|GPUREG_LIGHT5_Z]]

|?

|PICA_REG_FRAG_LIGHT5_POSITION_Z

|-

| 0196

−

| [[#~~GPUREG_LIGHTx_SPOTDIR_XY~~|GPUREG_LIGHT5_SPOTDIR_XY]]

+

| [[#GPUREG_LIGHTi_SPOTDIR_XY|GPUREG_LIGHT5_SPOTDIR_XY]]

|?

|PICA_REG_FRAG_LIGHT5_SPOT_XY

|-

| 0197

−

| [[#~~GPUREG_LIGHTx_SPOTDIR_Z~~|GPUREG_LIGHT5_SPOTDIR_Z]]

+

| [[#GPUREG_LIGHTi_SPOTDIR_Z|GPUREG_LIGHT5_SPOTDIR_Z]]

|?

|PICA_REG_FRAG_LIGHT5_SPOT_Z

Line 2,109: Line 2,162:

|-

| 0199

−

| [[#~~GPUREG_LIGHTx_CONFIG~~|GPUREG_LIGHT5_CONFIG]]

+

| [[#GPUREG_LIGHTi_CONFIG|GPUREG_LIGHT5_CONFIG]]

|?

|PICA_REG_FRAG_LIGHT5_TYPE

|-

| 019A

−

| [[#~~GPUREG_LIGHTx_ATTENUATION_BIAS~~|GPUREG_LIGHT5_ATTENUATION_BIAS]]

+

| [[#GPUREG_LIGHTi_ATTENUATION_BIAS|GPUREG_LIGHT5_ATTENUATION_BIAS]]

|

|PICA_REG_FRAG_LIGHT5_DIST_ATTN_BIAS

|-

| 019B

−

| [[#~~GPUREG_LIGHTx_ATTENUATION_SCALE~~|GPUREG_LIGHT5_ATTENUATION_SCALE]]

+

| [[#GPUREG_LIGHTi_ATTENUATION_SCALE|GPUREG_LIGHT5_ATTENUATION_SCALE]]

|

|PICA_REG_FRAG_LIGHT5_DIST_ATTN_SCALE

Line 2,144: Line 2,197:

|-

| 01A0

−

| [[#~~GPUREG_LIGHTx_SPECULAR0~~|GPUREG_LIGHT6_SPECULAR0]]

+

| [[#GPUREG_LIGHTi_SPECULAR0|GPUREG_LIGHT6_SPECULAR0]]

|?

|PICA_REG_FRAG_LIGHT6_SPECULAR0

|-

| 01A1

−

| [[#~~GPUREG_LIGHTx_SPECULAR1~~|GPUREG_LIGHT6_SPECULAR1]]

+

| [[#GPUREG_LIGHTi_SPECULAR1|GPUREG_LIGHT6_SPECULAR1]]

|?

|PICA_REG_FRAG_LIGHT6_SPECULAR1

|-

| 01A2

−

| [[#~~GPUREG_LIGHTx_DIFFUSE~~|GPUREG_LIGHT6_DIFFUSE]]

+

| [[#GPUREG_LIGHTi_DIFFUSE|GPUREG_LIGHT6_DIFFUSE]]

|

|PICA_REG_FRAG_LIGHT6_DIFFUSE

|-

| 01A3

−

| [[#~~GPUREG_LIGHTx_AMBIENT~~|GPUREG_LIGHT6_AMBIENT]]

+

| [[#GPUREG_LIGHTi_AMBIENT|GPUREG_LIGHT6_AMBIENT]]

|

|PICA_REG_FRAG_LIGHT6_AMBIENT

|-

| 01A4

−

| [[#~~GPUREG_LIGHTx_XY~~|GPUREG_LIGHT6_XY]]

+

| [[#GPUREG_LIGHTi_XY|GPUREG_LIGHT6_XY]]

|

|PICA_REG_FRAG_LIGHT6_POSITION_XY

|-

| 01A5

−

| [[#~~GPUREG_LIGHTx_Z~~|GPUREG_LIGHT6_Z]]

+

| [[#GPUREG_LIGHTi_Z|GPUREG_LIGHT6_Z]]

|

|PICA_REG_FRAG_LIGHT6_POSITION_Z

|-

| 01A6

−

| [[#~~GPUREG_LIGHTx_SPOTDIR_XY~~|GPUREG_LIGHT6_SPOTDIR_XY]]

+

| [[#GPUREG_LIGHTi_SPOTDIR_XY|GPUREG_LIGHT6_SPOTDIR_XY]]

|?

|PICA_REG_FRAG_LIGHT6_SPOT_XY

|-

| 01A7

−

| [[#~~GPUREG_LIGHTx_SPOTDIR_Z~~|GPUREG_LIGHT6_SPOTDIR_Z]]

+

| [[#GPUREG_LIGHTi_SPOTDIR_Z|GPUREG_LIGHT6_SPOTDIR_Z]]

|?

|PICA_REG_FRAG_LIGHT6_SPOT_Z

Line 2,189: Line 2,242:

|-

| 01A9

−

| [[#~~GPUREG_LIGHTx_CONFIG~~|GPUREG_LIGHT6_CONFIG]]

+

| [[#GPUREG_LIGHTi_CONFIG|GPUREG_LIGHT6_CONFIG]]

|?

|PICA_REG_FRAG_LIGHT6_TYPE

|-

| 01AA

−

| [[#~~GPUREG_LIGHTx_ATTENUATION_BIAS~~|GPUREG_LIGHT6_ATTENUATION_BIAS]]

+

| [[#GPUREG_LIGHTi_ATTENUATION_BIAS|GPUREG_LIGHT6_ATTENUATION_BIAS]]

|

|PICA_REG_FRAG_LIGHT6_DIST_ATTN_BIAS

|-

| 01AB

−

| [[#~~GPUREG_LIGHTx_ATTENUATION_SCALE~~|GPUREG_LIGHT6_ATTENUATION_SCALE]]

+

| [[#GPUREG_LIGHTi_ATTENUATION_SCALE|GPUREG_LIGHT6_ATTENUATION_SCALE]]

|

|PICA_REG_FRAG_LIGHT6_DIST_ATTN_SCALE

Line 2,224: Line 2,277:

|-

| 01B0

−

| [[#~~GPUREG_LIGHTx_SPECULAR0~~|GPUREG_LIGHT7_SPECULAR0]]

+

| [[#GPUREG_LIGHTi_SPECULAR0|GPUREG_LIGHT7_SPECULAR0]]

|?

|PICA_REG_FRAG_LIGHT7_SPECULAR0

|-

| 01B1

−

| [[#~~GPUREG_LIGHTx_SPECULAR1~~|GPUREG_LIGHT7_SPECULAR1]]

+

| [[#GPUREG_LIGHTi_SPECULAR1|GPUREG_LIGHT7_SPECULAR1]]

|?

|PICA_REG_FRAG_LIGHT7_SPECULAR1

|-

| 01B2

−

| [[#~~GPUREG_LIGHTx_DIFFUSE~~|GPUREG_LIGHT7_DIFFUSE]]

+

| [[#GPUREG_LIGHTi_DIFFUSE|GPUREG_LIGHT7_DIFFUSE]]

|?

|PICA_REG_FRAG_LIGHT7_DIFFUSE

|-

| 01B3

−

| [[#~~GPUREG_LIGHTx_AMBIENT~~|GPUREG_LIGHT7_AMBIENT]]

+

| [[#GPUREG_LIGHTi_AMBIENT|GPUREG_LIGHT7_AMBIENT]]

|?

|PICA_REG_FRAG_LIGHT7_AMBIENT

|-

| 01B4

−

| [[#~~GPUREG_LIGHTx_XY~~|GPUREG_LIGHT7_XY]]

+

| [[#GPUREG_LIGHTi_XY|GPUREG_LIGHT7_XY]]

|?

|PICA_REG_FRAG_LIGHT7_POSITION_XY

|-

| 01B5

−

| [[#~~GPUREG_LIGHTx_Z~~|GPUREG_LIGHT7_Z]]

+

| [[#GPUREG_LIGHTi_Z|GPUREG_LIGHT7_Z]]

|?

|PICA_REG_FRAG_LIGHT7_POSITION_Z

|-

| 01B6

−

| [[#~~GPUREG_LIGHTx_SPOTDIR_XY~~|GPUREG_LIGHT7_SPOTDIR_XY]]

+

| [[#GPUREG_LIGHTi_SPOTDIR_XY|GPUREG_LIGHT7_SPOTDIR_XY]]

|?

|PICA_REG_FRAG_LIGHT7_SPOT_XY

|-

| 01B7

−

| [[#~~GPUREG_LIGHTx_SPOTDIR_Z~~|GPUREG_LIGHT7_SPOTDIR_Z]]

+

| [[#GPUREG_LIGHTi_SPOTDIR_Z|GPUREG_LIGHT7_SPOTDIR_Z]]

|?

|PICA_REG_FRAG_LIGHT7_SPOT_Z

Line 2,269: Line 2,322:

|-

| 01B9

−

| [[#~~GPUREG_LIGHTx_CONFIG~~|GPUREG_LIGHT7_CONFIG]]

+

| [[#GPUREG_LIGHTi_CONFIG|GPUREG_LIGHT7_CONFIG]]

|?

|PICA_REG_FRAG_LIGHT7_TYPE

|-

| 01BA

−

| [[#~~GPUREG_LIGHTx_ATTENUATION_BIAS~~|GPUREG_LIGHT7_ATTENUATION_BIAS]]

+

| [[#GPUREG_LIGHTi_ATTENUATION_BIAS|GPUREG_LIGHT7_ATTENUATION_BIAS]]

|

|PICA_REG_FRAG_LIGHT7_DIST_ATTN_BIAS

|-

| 01BB

−

| [[#~~GPUREG_LIGHTx_ATTENUATION_SCALE~~|GPUREG_LIGHT7_ATTENUATION_SCALE]]

+

| [[#GPUREG_LIGHTi_ATTENUATION_SCALE|GPUREG_LIGHT7_ATTENUATION_SCALE]]

|

|PICA_REG_FRAG_LIGHT7_DIST_ATTN_SCALE

Line 2,344: Line 2,397:

|-

| 01C8

−

| [[#~~GPUREG_LIGHTING_LUT_DATA~~|~~GPUREG_LIGHTING_LUT_DATA~~]]

+

| [[#GPUREG_LIGHTING_LUT_DATAi|GPUREG_LIGHTING_LUT_DATA0]]

|?

|PICA_REG_FRAG_LIGHT_LUT_DATA0

|-

| 01C9

−

| [[#~~GPUREG_LIGHTING_LUT_DATA~~|~~GPUREG_LIGHTING_LUT_DATA~~]]

+

| [[#GPUREG_LIGHTING_LUT_DATAi|GPUREG_LIGHTING_LUT_DATA1]]

|?

|PICA_REG_FRAG_LIGHT_LUT_DATA1

|-

| 01CA

−

| [[#~~GPUREG_LIGHTING_LUT_DATA~~|~~GPUREG_LIGHTING_LUT_DATA~~]]

+

| [[#GPUREG_LIGHTING_LUT_DATAi|GPUREG_LIGHTING_LUT_DATA2]]

|?

|PICA_REG_FRAG_LIGHT_LUT_DATA2

|-

| 01CB

−

| [[#~~GPUREG_LIGHTING_LUT_DATA~~|~~GPUREG_LIGHTING_LUT_DATA~~]]

+

| [[#GPUREG_LIGHTING_LUT_DATAi|GPUREG_LIGHTING_LUT_DATA3]]

|?

|PICA_REG_FRAG_LIGHT_LUT_DATA3

|-

| 01CC

−

| [[#~~GPUREG_LIGHTING_LUT_DATA~~|~~GPUREG_LIGHTING_LUT_DATA~~]]

+

| [[#GPUREG_LIGHTING_LUT_DATAi|GPUREG_LIGHTING_LUT_DATA4]]

|?

|PICA_REG_FRAG_LIGHT_LUT_DATA4

|-

| 01CD

−

| [[#~~GPUREG_LIGHTING_LUT_DATA~~|~~GPUREG_LIGHTING_LUT_DATA~~]]

+

| [[#GPUREG_LIGHTING_LUT_DATAi|GPUREG_LIGHTING_LUT_DATA5]]

|?

|PICA_REG_FRAG_LIGHT_LUT_DATA5

|-

| 01CE

−

| [[#~~GPUREG_LIGHTING_LUT_DATA~~|~~GPUREG_LIGHTING_LUT_DATA~~]]

+

| [[#GPUREG_LIGHTING_LUT_DATAi|GPUREG_LIGHTING_LUT_DATA6]]

|?

|PICA_REG_FRAG_LIGHT_LUT_DATA6

|-

| 01CF

−

| [[#~~GPUREG_LIGHTING_LUT_DATA~~|~~GPUREG_LIGHTING_LUT_DATA~~]]

+

| [[#GPUREG_LIGHTING_LUT_DATAi|GPUREG_LIGHTING_LUT_DATA7]]

|?

|PICA_REG_FRAG_LIGHT_LUT_DATA7

Line 2,648: Line 2,701:

|-

| 0203

−

| [[#~~GPUREG_ATTRIBBUFFER0_OFFSET~~|GPUREG_ATTRIBBUFFER0_OFFSET]]

+

| [[#GPUREG_ATTRIBBUFFERi_OFFSET|GPUREG_ATTRIBBUFFER0_OFFSET]]

|

|PICA_REG_LOAD_ARRAY0_ATTR_OFFSET

|-

| 0204

−

| [[#~~GPUREG_ATTRIBBUFFER0_CONFIG1~~|GPUREG_ATTRIBBUFFER0_CONFIG1]]

+

| [[#GPUREG_ATTRIBBUFFERi_CONFIG1|GPUREG_ATTRIBBUFFER0_CONFIG1]]

|

|PICA_REG_LOAD_ARRAY0_ELEMENT0

|-

| 0205

−

| [[#~~GPUREG_ATTRIBBUFFER0_CONFIG2~~|GPUREG_ATTRIBBUFFER0_CONFIG2]]

+

| [[#GPUREG_ATTRIBBUFFERi_CONFIG2|GPUREG_ATTRIBBUFFER0_CONFIG2]]

|

|PICA_REG_LOAD_ARRAY0_ELEMENT1

|-

| 0206

−

| [[#~~GPUREG_ATTRIBBUFFER1_OFFSET~~|GPUREG_ATTRIBBUFFER1_OFFSET]]

+

| [[#GPUREG_ATTRIBBUFFERi_OFFSET|GPUREG_ATTRIBBUFFER1_OFFSET]]

|

|-

| 0207

−

| [[#~~GPUREG_ATTRIBBUFFER1_CONFIG1~~|GPUREG_ATTRIBBUFFER1_CONFIG1]]

+

| [[#GPUREG_ATTRIBBUFFERi_CONFIG1|GPUREG_ATTRIBBUFFER1_CONFIG1]]

|

|-

| 0208

−

| [[#~~GPUREG_ATTRIBBUFFER1_CONFIG2~~|GPUREG_ATTRIBBUFFER1_CONFIG2]]

+

| [[#GPUREG_ATTRIBBUFFERi_CONFIG2|GPUREG_ATTRIBBUFFER1_CONFIG2]]

|

|-

| 0209

−

| [[#~~GPUREG_ATTRIBBUFFER2_OFFSET~~|GPUREG_ATTRIBBUFFER2_OFFSET]]

+

| [[#GPUREG_ATTRIBBUFFERi_OFFSET|GPUREG_ATTRIBBUFFER2_OFFSET]]

|

|-

| 020A

−

| [[#~~GPUREG_ATTRIBBUFFER2_CONFIG1~~|GPUREG_ATTRIBBUFFER2_CONFIG1]]

+

| [[#GPUREG_ATTRIBBUFFERi_CONFIG1|GPUREG_ATTRIBBUFFER2_CONFIG1]]

|

|-

| 020B

−

| [[#~~GPUREG_ATTRIBBUFFER2_CONFIG2~~|GPUREG_ATTRIBBUFFER2_CONFIG2]]

+

| [[#GPUREG_ATTRIBBUFFERi_CONFIG2|GPUREG_ATTRIBBUFFER2_CONFIG2]]

|

|-

| 020C

−

| [[#~~GPUREG_ATTRIBBUFFER3_OFFSET~~|GPUREG_ATTRIBBUFFER3_OFFSET]]

+

| [[#GPUREG_ATTRIBBUFFERi_OFFSET|GPUREG_ATTRIBBUFFER3_OFFSET]]

|

|-

| 020D

−

| [[#~~GPUREG_ATTRIBBUFFER3_CONFIG1~~|GPUREG_ATTRIBBUFFER3_CONFIG1]]

+

| [[#GPUREG_ATTRIBBUFFERi_CONFIG1|GPUREG_ATTRIBBUFFER3_CONFIG1]]

|

|-

| 020E

−

| [[#~~GPUREG_ATTRIBBUFFER3_CONFIG2~~|GPUREG_ATTRIBBUFFER3_CONFIG2]]

+

| [[#GPUREG_ATTRIBBUFFERi_CONFIG2|GPUREG_ATTRIBBUFFER3_CONFIG2]]

|

|-

| 020F

−

| [[#~~GPUREG_ATTRIBBUFFER4_OFFSET~~|GPUREG_ATTRIBBUFFER4_OFFSET]]

+

| [[#GPUREG_ATTRIBBUFFERi_OFFSET|GPUREG_ATTRIBBUFFER4_OFFSET]]

|

|-

| 0210

−

| [[#~~GPUREG_ATTRIBBUFFER4_CONFIG1~~|GPUREG_ATTRIBBUFFER4_CONFIG1]]

+

| [[#GPUREG_ATTRIBBUFFERi_CONFIG1|GPUREG_ATTRIBBUFFER4_CONFIG1]]

|

|-

| 0211

−

| [[#~~GPUREG_ATTRIBBUFFER4_CONFIG2~~|GPUREG_ATTRIBBUFFER4_CONFIG2]]

+

| [[#GPUREG_ATTRIBBUFFERi_CONFIG2|GPUREG_ATTRIBBUFFER4_CONFIG2]]

|

|-

| 0212

−

| [[#~~GPUREG_ATTRIBBUFFER5_OFFSET~~|GPUREG_ATTRIBBUFFER5_OFFSET]]

+

| [[#GPUREG_ATTRIBBUFFERi_OFFSET|GPUREG_ATTRIBBUFFER5_OFFSET]]

|

|-

| 0213

−

| [[#~~GPUREG_ATTRIBBUFFER5_CONFIG1~~|GPUREG_ATTRIBBUFFER5_CONFIG1]]

+

| [[#GPUREG_ATTRIBBUFFERi_CONFIG1|GPUREG_ATTRIBBUFFER5_CONFIG1]]

|

|-

| 0214

−

| [[#~~GPUREG_ATTRIBBUFFER5_CONFIG2~~|GPUREG_ATTRIBBUFFER5_CONFIG2]]

+

| [[#GPUREG_ATTRIBBUFFERi_CONFIG2|GPUREG_ATTRIBBUFFER5_CONFIG2]]

|

|-

| 0215

−

| [[#~~GPUREG_ATTRIBBUFFER6_OFFSET~~|GPUREG_ATTRIBBUFFER6_OFFSET]]

+

| [[#GPUREG_ATTRIBBUFFERi_OFFSET|GPUREG_ATTRIBBUFFER6_OFFSET]]

|

|-

| 0216

−

| [[#~~GPUREG_ATTRIBBUFFER6_CONFIG1~~|GPUREG_ATTRIBBUFFER6_CONFIG1]]

+

| [[#GPUREG_ATTRIBBUFFERi_CONFIG1|GPUREG_ATTRIBBUFFER6_CONFIG1]]

|

|-

| 0217

−

| [[#~~GPUREG_ATTRIBBUFFER6_CONFIG2~~|GPUREG_ATTRIBBUFFER6_CONFIG2]]

+

| [[#GPUREG_ATTRIBBUFFERi_CONFIG2|GPUREG_ATTRIBBUFFER6_CONFIG2]]

|

|-

| 0218

−

| [[#~~GPUREG_ATTRIBBUFFER7_OFFSET~~|GPUREG_ATTRIBBUFFER7_OFFSET]]

+

| [[#GPUREG_ATTRIBBUFFERi_OFFSET|GPUREG_ATTRIBBUFFER7_OFFSET]]

|

|-

| 0219

−

| [[#~~GPUREG_ATTRIBBUFFER7_CONFIG1~~|GPUREG_ATTRIBBUFFER7_CONFIG1]]

+

| [[#GPUREG_ATTRIBBUFFERi_CONFIG1|GPUREG_ATTRIBBUFFER7_CONFIG1]]

|

|-

| 021A

−

| [[#~~GPUREG_ATTRIBBUFFER7_CONFIG2~~|GPUREG_ATTRIBBUFFER7_CONFIG2]]

+

| [[#GPUREG_ATTRIBBUFFERi_CONFIG2|GPUREG_ATTRIBBUFFER7_CONFIG2]]

|

|-

| 021B

−

| [[#~~GPUREG_ATTRIBBUFFER8_OFFSET~~|GPUREG_ATTRIBBUFFER8_OFFSET]]

+

| [[#GPUREG_ATTRIBBUFFERi_OFFSET|GPUREG_ATTRIBBUFFER8_OFFSET]]

|

|-

| 021C

−

| [[#~~GPUREG_ATTRIBBUFFER8_CONFIG1~~|GPUREG_ATTRIBBUFFER8_CONFIG1]]

+

| [[#GPUREG_ATTRIBBUFFERi_CONFIG1|GPUREG_ATTRIBBUFFER8_CONFIG1]]

|

|-

| 021D

−

| [[#~~GPUREG_ATTRIBBUFFER8_CONFIG2~~|GPUREG_ATTRIBBUFFER8_CONFIG2]]

+

| [[#GPUREG_ATTRIBBUFFERi_CONFIG2|GPUREG_ATTRIBBUFFER8_CONFIG2]]

|

|-

| 021E

−

| [[#~~GPUREG_ATTRIBBUFFER9_OFFSET~~|GPUREG_ATTRIBBUFFER9_OFFSET]]

+

| [[#GPUREG_ATTRIBBUFFERi_OFFSET|GPUREG_ATTRIBBUFFER9_OFFSET]]

|

|-

| 021F

−

| [[#~~GPUREG_ATTRIBBUFFER9_CONFIG1~~|GPUREG_ATTRIBBUFFER9_CONFIG1]]

+

| [[#GPUREG_ATTRIBBUFFERi_CONFIG1|GPUREG_ATTRIBBUFFER9_CONFIG1]]

|

|-

| 0220

−

| [[#~~GPUREG_ATTRIBBUFFER9_CONFIG2~~|GPUREG_ATTRIBBUFFER9_CONFIG2]]

+

| [[#GPUREG_ATTRIBBUFFERi_CONFIG2|GPUREG_ATTRIBBUFFER9_CONFIG2]]

|

|-

| 0221

−

| [[#~~GPUREG_ATTRIBBUFFER10_OFFSET~~|GPUREG_ATTRIBBUFFER10_OFFSET]]

+

| [[#GPUREG_ATTRIBBUFFERi_OFFSET|GPUREG_ATTRIBBUFFER10_OFFSET]]

|

|-

| 0222

−

| [[#~~GPUREG_ATTRIBBUFFER10_CONFIG1~~|GPUREG_ATTRIBBUFFER10_CONFIG1]]

+

| [[#GPUREG_ATTRIBBUFFERi_CONFIG1|GPUREG_ATTRIBBUFFER10_CONFIG1]]

|

|-

| 0223

−

| [[#~~GPUREG_ATTRIBBUFFER10_CONFIG2~~|GPUREG_ATTRIBBUFFER10_CONFIG2]]

+

| [[#GPUREG_ATTRIBBUFFERi_CONFIG2|GPUREG_ATTRIBBUFFER10_CONFIG2]]

|

|-

| 0224

−

| [[#~~GPUREG_ATTRIBBUFFER11_OFFSET~~|GPUREG_ATTRIBBUFFER11_OFFSET]]

+

| [[#GPUREG_ATTRIBBUFFERi_OFFSET|GPUREG_ATTRIBBUFFER11_OFFSET]]

|

|-

| 0225

−

| [[#~~GPUREG_ATTRIBBUFFER11_CONFIG1~~|GPUREG_ATTRIBBUFFER11_CONFIG1]]

+

| [[#GPUREG_ATTRIBBUFFERi_CONFIG1|GPUREG_ATTRIBBUFFER11_CONFIG1]]

|

|-

| 0226

−

| [[#~~GPUREG_ATTRIBBUFFER11_CONFIG2~~|GPUREG_ATTRIBBUFFER11_CONFIG2]]

+

| [[#GPUREG_ATTRIBBUFFERi_CONFIG2|GPUREG_ATTRIBBUFFER11_CONFIG2]]

|

Line 2,888: Line 2,941:

|-

| 0233

−

| [[#~~GPUREG_FIXEDATTRIB_DATA~~|~~GPUREG_FIXEDATTRIB_DATA~~]]

+

| [[#GPUREG_FIXEDATTRIB_DATAi|GPUREG_FIXEDATTRIB_DATA0]]

|?

|PICA_REG_VS_FIXED_ATTR_DATA0

|-

| 0234

−

| [[#~~GPUREG_FIXEDATTRIB_DATA~~|~~GPUREG_FIXEDATTRIB_DATA~~]]

+

| [[#GPUREG_FIXEDATTRIB_DATAi|GPUREG_FIXEDATTRIB_DATA1]]

|?

|PICA_REG_VS_FIXED_ATTR_DATA1

|-

| 0235

−

| [[#~~GPUREG_FIXEDATTRIB_DATA~~|~~GPUREG_FIXEDATTRIB_DATA~~]]

+

| [[#GPUREG_FIXEDATTRIB_DATAi|GPUREG_FIXEDATTRIB_DATA2]]

|?

|PICA_REG_VS_FIXED_ATTR_DATA2

Line 3,284: Line 3,337:

|-

| 0280

−

| [[#~~GPUREG_GSH_BOOLUNIFORM~~|GPUREG_GSH_BOOLUNIFORM]]

+

| [[#GPUREG_SH_BOOLUNIFORM|GPUREG_GSH_BOOLUNIFORM]]

|

|PICA_REG_GS_BOOL

|-

| 0281

−

| [[#~~GPUREG_GSH_INTUNIFORM_I0~~|GPUREG_GSH_INTUNIFORM_I0]]

+

| [[#GPUREG_SH_INTUNIFORM_Ii|GPUREG_GSH_INTUNIFORM_I0]]

|

|PICA_REG_GS_INT0

|-

| 0282

−

| [[#~~GPUREG_GSH_INTUNIFORM_I1~~|GPUREG_GSH_INTUNIFORM_I1]]

+

| [[#GPUREG_SH_INTUNIFORM_Ii|GPUREG_GSH_INTUNIFORM_I1]]

|

|PICA_REG_GS_INT1

|-

| 0283

−

| [[#~~GPUREG_GSH_INTUNIFORM_I2~~|GPUREG_GSH_INTUNIFORM_I2]]

+

| [[#GPUREG_SH_INTUNIFORM_Ii|GPUREG_GSH_INTUNIFORM_I2]]

|

|PICA_REG_GS_INT2

|-

| 0284

−

| [[#~~GPUREG_GSH_INTUNIFORM_I3~~|GPUREG_GSH_INTUNIFORM_I3]]

+

| [[#GPUREG_SH_INTUNIFORM_Ii|GPUREG_GSH_INTUNIFORM_I3]]

|

|PICA_REG_GS_INT3

Line 3,329: Line 3,382:

|-

| 0289

−

| [[#~~GPUREG_GSH_INPUTBUFFER_CONFIG~~|GPUREG_GSH_INPUTBUFFER_CONFIG]]

+

| [[#GPUREG_SH_INPUTBUFFER_CONFIG|GPUREG_GSH_INPUTBUFFER_CONFIG]]

|

|PICA_REG_GS_ATTR_NUM

|-

| 028A

−

| [[#~~GPUREG_GSH_ENTRYPOINT~~|GPUREG_GSH_ENTRYPOINT]]

+

| [[#GPUREG_SH_ENTRYPOINT|GPUREG_GSH_ENTRYPOINT]]

|

|PICA_REG_GS_START_ADDR

|-

| 028B

−

| [[#~~GPUREG_GSH_ATTRIBUTES_PERMUTATION_LOW~~|GPUREG_GSH_ATTRIBUTES_PERMUTATION_LOW]]

+

| [[#GPUREG_SH_ATTRIBUTES_PERMUTATION_LOW|GPUREG_GSH_ATTRIBUTES_PERMUTATION_LOW]]

|

|PICA_REG_GS_ATTR_IN_REG_MAP0

|-

| 028C

−

| [[#~~GPUREG_GSH_ATTRIBUTES_PERMUTATION_HIGH~~|GPUREG_GSH_ATTRIBUTES_PERMUTATION_HIGH]]

+

| [[#GPUREG_SH_ATTRIBUTES_PERMUTATION_HIGH|GPUREG_GSH_ATTRIBUTES_PERMUTATION_HIGH]]

|

|PICA_REG_GS_ATTR_IN_REG_MAP1

|-

| 028D

−

| [[#~~GPUREG_GSH_OUTMAP_MASK~~|GPUREG_GSH_OUTMAP_MASK]]

+

| [[#GPUREG_SH_OUTMAP_MASK|GPUREG_GSH_OUTMAP_MASK]]

|

|PICA_REG_GS_OUT_REG_MASK

Line 3,359: Line 3,412:

|-

| 028F

−

| [[#~~GPUREG_GSH_CODETRANSFER_END~~|GPUREG_GSH_CODETRANSFER_END]]

+

| [[#GPUREG_SH_CODETRANSFER_END|GPUREG_GSH_CODETRANSFER_END]]

|

|PICA_REG_GS_PROG_RENEWAL_END

|-

| 0290

−

| [[#~~GPUREG_GSH_FLOATUNIFORM_CONFIG~~|~~GPUREG_GSH_FLOATUNIFORM_CONFIG~~]]

+

| [[#GPUREG_SH_FLOATUNIFORM_INDEX|GPUREG_GSH_FLOATUNIFORM_INDEX]]

|

|PICA_REG_GS_FLOAT_ADDR

|-

| 0291

−

| [[#~~GPUREG_GSH_FLOATUNIFORM_INDEX~~|~~GPUREG_GSH_FLOATUNIFORM_INDEX~~]]

+

| [[#GPUREG_SH_FLOATUNIFORM_DATAi|GPUREG_GSH_FLOATUNIFORM_DATA0]]

|

−

|~~PICA_REG_GS_FLOAT_DATA1~~

+

|PICA_REG_GS_FLOAT_DATA0

|-

| 0292

−

| [[#~~GPUREG_GSH_FLOATUNIFORM_DATA~~|~~GPUREG_GSH_FLOATUNIFORM_DATA~~]]

+

| [[#GPUREG_SH_FLOATUNIFORM_DATAi|GPUREG_GSH_FLOATUNIFORM_DATA1]]

|

−

|~~PICA_REG_GS_FLOAT_DATA2~~

+

|PICA_REG_GS_FLOAT_DATA1

|-

| 0293

−

| [[#~~GPUREG_GSH_FLOATUNIFORM_DATA~~|~~GPUREG_GSH_FLOATUNIFORM_DATA~~]]

+

| [[#GPUREG_SH_FLOATUNIFORM_DATAi|GPUREG_GSH_FLOATUNIFORM_DATA2]]

|

−

|~~PICA_REG_GS_FLOAT_DATA3~~

+

|PICA_REG_GS_FLOAT_DATA2

|-

| 0294

−

| [[#~~GPUREG_GSH_FLOATUNIFORM_DATA~~|~~GPUREG_GSH_FLOATUNIFORM_DATA~~]]

+

| [[#GPUREG_SH_FLOATUNIFORM_DATAi|GPUREG_GSH_FLOATUNIFORM_DATA3]]

|

−

|~~PICA_REG_GS_FLOAT_DATA4~~

+

|PICA_REG_GS_FLOAT_DATA3

|-

| 0295

−

| [[#~~GPUREG_GSH_FLOATUNIFORM_DATA~~|~~GPUREG_GSH_FLOATUNIFORM_DATA~~]]

+

| [[#GPUREG_SH_FLOATUNIFORM_DATAi|GPUREG_GSH_FLOATUNIFORM_DATA4]]

|

−

|~~PICA_REG_GS_FLOAT_DATA5~~

+

|PICA_REG_GS_FLOAT_DATA4

|-

| 0296

−

| [[#~~GPUREG_GSH_FLOATUNIFORM_DATA~~|~~GPUREG_GSH_FLOATUNIFORM_DATA~~]]

+

| [[#GPUREG_SH_FLOATUNIFORM_DATAi|GPUREG_GSH_FLOATUNIFORM_DATA5]]

|

−

|~~PICA_REG_GS_FLOAT_DATA6~~

+

|PICA_REG_GS_FLOAT_DATA5

|-

| 0297

−

| [[#~~GPUREG_GSH_FLOATUNIFORM_DATA~~|~~GPUREG_GSH_FLOATUNIFORM_DATA~~]]

+

| [[#GPUREG_SH_FLOATUNIFORM_DATAi|GPUREG_GSH_FLOATUNIFORM_DATA6]]

|

−

|~~PICA_REG_GS_FLOAT_DATA7~~

+

|PICA_REG_GS_FLOAT_DATA6

|-

| 0298

−

| [[#~~GPUREG_GSH_FLOATUNIFORM_DATA~~|~~GPUREG_GSH_FLOATUNIFORM_DATA~~]]

+

| [[#GPUREG_SH_FLOATUNIFORM_DATAi|GPUREG_GSH_FLOATUNIFORM_DATA7]]

|

−

|~~PICA_REG_GS_FLOAT_DATA8~~

+

|PICA_REG_GS_FLOAT_DATA7

|-

| 0299

Line 3,419: Line 3,472:

|-

| 029B

−

| [[#~~GPUREG_GSH_CODETRANSFER_INDEX~~|GPUREG_GSH_CODETRANSFER_INDEX]]

+

| [[#GPUREG_SH_CODETRANSFER_INDEX|GPUREG_GSH_CODETRANSFER_INDEX]]

| ?

|PICA_REG_GS_PROG_ADDR

|-

| 029C

−

| [[#~~GPUREG_GSH_CODETRANSFER_DATA~~|~~GPUREG_GSH_CODETRANSFER_DATA~~]]

+

| [[#GPUREG_SH_CODETRANSFER_DATAi|GPUREG_GSH_CODETRANSFER_DATA0]]

|

|PICA_REG_GS_PROG_DATA0

|-

| 029D

−

| [[#~~GPUREG_GSH_CODETRANSFER_DATA~~|~~GPUREG_GSH_CODETRANSFER_DATA~~]]

+

| [[#GPUREG_SH_CODETRANSFER_DATAi|GPUREG_GSH_CODETRANSFER_DATA1]]

|

|PICA_REG_GS_PROG_DATA1

|-

| 029E

−

| [[#~~GPUREG_GSH_CODETRANSFER_DATA~~|~~GPUREG_GSH_CODETRANSFER_DATA~~]]

+

| [[#GPUREG_SH_CODETRANSFER_DATAi|GPUREG_GSH_CODETRANSFER_DATA2]]

|

|PICA_REG_GS_PROG_DATA2

|-

| 029F

−

| [[#~~GPUREG_GSH_CODETRANSFER_DATA~~|~~GPUREG_GSH_CODETRANSFER_DATA~~]]

+

| [[#GPUREG_SH_CODETRANSFER_DATAi|GPUREG_GSH_CODETRANSFER_DATA3]]

|

|PICA_REG_GS_PROG_DATA3

|-

| 02A0

−

| [[#~~GPUREG_GSH_CODETRANSFER_DATA~~|~~GPUREG_GSH_CODETRANSFER_DATA~~]]

+

| [[#GPUREG_SH_CODETRANSFER_DATAi|GPUREG_GSH_CODETRANSFER_DATA4]]

|

|PICA_REG_GS_PROG_DATA4

|-

| 02A1

−

| [[#~~GPUREG_GSH_CODETRANSFER_DATA~~|~~GPUREG_GSH_CODETRANSFER_DATA~~]]

+

| [[#GPUREG_SH_CODETRANSFER_DATAi|GPUREG_GSH_CODETRANSFER_DATA5]]

|

|PICA_REG_GS_PROG_DATA5

|-

| 02A2

−

| [[#~~GPUREG_GSH_CODETRANSFER_DATA~~|~~GPUREG_GSH_CODETRANSFER_DATA~~]]

+

| [[#GPUREG_SH_CODETRANSFER_DATAi|GPUREG_GSH_CODETRANSFER_DATA6]]

|

|PICA_REG_GS_PROG_DATA6

|-

| 02A3

−

| [[#~~GPUREG_GSH_CODETRANSFER_DATA~~|~~GPUREG_GSH_CODETRANSFER_DATA~~]]

+

| [[#GPUREG_SH_CODETRANSFER_DATAi|GPUREG_GSH_CODETRANSFER_DATA7]]

|

|PICA_REG_GS_PROG_DATA7

Line 3,469: Line 3,522:

|-

| 02A5

−

| [[#~~GPUREG_GSH_OPDESCS_INDEX~~|GPUREG_GSH_OPDESCS_INDEX]]

+

| [[#GPUREG_SH_OPDESCS_INDEX|GPUREG_GSH_OPDESCS_INDEX]]

|

|PICA_REG_GS_PROG_SWIZZLE_ADDR

|-

| 02A6

−

| [[#~~GPUREG_GSH_OPDESCS_DATA~~|~~GPUREG_GSH_OPDESCS_DATA~~]]

+

| [[#GPUREG_SH_OPDESCS_DATAi|GPUREG_GSH_OPDESCS_DATA0]]

|

|PICA_REG_GS_PROG_SWIZZLE_DATA0

|-

| 02A7

−

| [[#~~GPUREG_GSH_OPDESCS_DATA~~|~~GPUREG_GSH_OPDESCS_DATA~~]]

+

| [[#GPUREG_SH_OPDESCS_DATAi|GPUREG_GSH_OPDESCS_DATA1]]

|

|PICA_REG_GS_PROG_SWIZZLE_DATA1

|-

| 02A8

−

| [[#~~GPUREG_GSH_OPDESCS_DATA~~|~~GPUREG_GSH_OPDESCS_DATA~~]]

+

| [[#GPUREG_SH_OPDESCS_DATAi|GPUREG_GSH_OPDESCS_DATA2]]

|

|PICA_REG_GS_PROG_SWIZZLE_DATA2

|-

| 02A9

−

| [[#~~GPUREG_GSH_OPDESCS_DATA~~|~~GPUREG_GSH_OPDESCS_DATA~~]]

+

| [[#GPUREG_SH_OPDESCS_DATAi|GPUREG_GSH_OPDESCS_DATA3]]

|

|PICA_REG_GS_PROG_SWIZZLE_DATA3

|-

| 02AA

−

| [[#~~GPUREG_GSH_OPDESCS_DATA~~|~~GPUREG_GSH_OPDESCS_DATA~~]]

+

| [[#GPUREG_SH_OPDESCS_DATAi|GPUREG_GSH_OPDESCS_DATA4]]

|

|PICA_REG_GS_PROG_SWIZZLE_DATA4

|-

| 02AB

−

| [[#~~GPUREG_GSH_OPDESCS_DATA~~|~~GPUREG_GSH_OPDESCS_DATA~~]]

+

| [[#GPUREG_SH_OPDESCS_DATAi|GPUREG_GSH_OPDESCS_DATA5]]

|

|PICA_REG_GS_PROG_SWIZZLE_DATA5

|-

| 02AC

−

| [[#~~GPUREG_GSH_OPDESCS_DATA~~|~~GPUREG_GSH_OPDESCS_DATA~~]]

+

| [[#GPUREG_SH_OPDESCS_DATAi|GPUREG_GSH_OPDESCS_DATA6]]

|

|PICA_REG_GS_PROG_SWIZZLE_DATA6

|-

| 02AD

−

| [[#~~GPUREG_GSH_OPDESCS_DATA~~|~~GPUREG_GSH_OPDESCS_DATA~~]]

+

| [[#GPUREG_SH_OPDESCS_DATAi|GPUREG_GSH_OPDESCS_DATA7]]

|

|PICA_REG_GS_PROG_SWIZZLE_DATA7

Line 3,526: Line 3,579:

|-

| 02B0

−

| [[#~~GPUREG_VSH_BOOLUNIFORM~~|GPUREG_VSH_BOOLUNIFORM]]

+

| [[#GPUREG_SH_BOOLUNIFORM|GPUREG_VSH_BOOLUNIFORM]]

|

|PICA_REG_VS_BOOL

|-

| 02B1

−

| [[#~~GPUREG_VSH_INTUNIFORM_I0~~|GPUREG_VSH_INTUNIFORM_I0]]

+

| [[#GPUREG_SH_INTUNIFORM_Ii|GPUREG_VSH_INTUNIFORM_I0]]

|

|PICA_REG_VS_INT0

|-

| 02B2

−

| [[#~~GPUREG_VSH_INTUNIFORM_I1~~|GPUREG_VSH_INTUNIFORM_I1]]

+

| [[#GPUREG_SH_INTUNIFORM_Ii|GPUREG_VSH_INTUNIFORM_I1]]

|

|PICA_REG_VS_INT1

|-

| 02B3

−

| [[#~~GPUREG_VSH_INTUNIFORM_I2~~|GPUREG_VSH_INTUNIFORM_I2]]

+

| [[#GPUREG_SH_INTUNIFORM_Ii|GPUREG_VSH_INTUNIFORM_I2]]

|

|PICA_REG_VS_INT2

|-

| 02B4

−

| [[#~~GPUREG_VSH_INTUNIFORM_I3~~|GPUREG_VSH_INTUNIFORM_I3]]

+

| [[#GPUREG_SH_INTUNIFORM_Ii|GPUREG_VSH_INTUNIFORM_I3]]

|

|PICA_REG_VS_INT3

Line 3,571: Line 3,624:

|-

| 02B9

−

| [[#~~GPUREG_VSH_INPUTBUFFER_CONFIG~~|GPUREG_VSH_INPUTBUFFER_CONFIG]]

+

| [[#GPUREG_SH_INPUTBUFFER_CONFIG|GPUREG_VSH_INPUTBUFFER_CONFIG]]

|

|PICA_REG_VS_ATTR_NUM0

|-

| 02BA

−

| [[#~~GPUREG_VSH_ENTRYPOINT~~|GPUREG_VSH_ENTRYPOINT]]

+

| [[#GPUREG_SH_ENTRYPOINT|GPUREG_VSH_ENTRYPOINT]]

|

|PICA_REG_VS_START_ADDR

|-

| 02BB

−

| [[#~~GPUREG_VSH_ATTRIBUTES_PERMUTATION_LOW~~|GPUREG_VSH_ATTRIBUTES_PERMUTATION_LOW]]

+

| [[#GPUREG_SH_ATTRIBUTES_PERMUTATION_LOW|GPUREG_VSH_ATTRIBUTES_PERMUTATION_LOW]]

|

|PICA_REG_VS_ATTR_IN_REG_MAP0

|-

| 02BC

−

| [[#~~GPUREG_VSH_ATTRIBUTES_PERMUTATION_HIGH~~|GPUREG_VSH_ATTRIBUTES_PERMUTATION_HIGH]]

+

| [[#GPUREG_SH_ATTRIBUTES_PERMUTATION_HIGH|GPUREG_VSH_ATTRIBUTES_PERMUTATION_HIGH]]

|

|PICA_REG_VS_ATTR_IN_REG_MAP1

|-

| 02BD

−

| [[#~~GPUREG_VSH_OUTMAP_MASK~~|GPUREG_VSH_OUTMAP_MASK]]

+

| [[#GPUREG_SH_OUTMAP_MASK|GPUREG_VSH_OUTMAP_MASK]]

|

|PICA_REG_VS_OUT_REG_MASK

Line 3,601: Line 3,654:

|-

| 02BF

−

| [[#~~GPUREG_VSH_CODETRANSFER_END~~|GPUREG_VSH_CODETRANSFER_END]]

+

| [[#GPUREG_SH_CODETRANSFER_END|GPUREG_VSH_CODETRANSFER_END]]

|

|PICA_REG_VS_PROG_RENEWAL_END

|-

| 02C0

−

| [[#~~GPUREG_VSH_FLOATUNIFORM_INDEX~~|GPUREG_VSH_FLOATUNIFORM_INDEX]]

+

| [[#GPUREG_SH_FLOATUNIFORM_INDEX|GPUREG_VSH_FLOATUNIFORM_INDEX]]

|

|PICA_REG_VS_FLOAT_ADDR

|-

| 02C1

−

| [[#~~GPUREG_VSH_FLOATUNIFORM_DATA~~|~~GPUREG_VSH_FLOATUNIFORM_DATA~~]]

+

| [[#GPUREG_SH_FLOATUNIFORM_DATAi|GPUREG_VSH_FLOATUNIFORM_DATA0]]

|

−

|~~PICA_REG_VS_FLOAT_DATA1~~

+

|PICA_REG_VS_FLOAT_DATA0

|-

| 02C2

−

| [[#~~GPUREG_VSH_FLOATUNIFORM_DATA~~|~~GPUREG_VSH_FLOATUNIFORM_DATA~~]]

+

| [[#GPUREG_SH_FLOATUNIFORM_DATAi|GPUREG_VSH_FLOATUNIFORM_DATA1]]

|

−

|~~PICA_REG_VS_FLOAT_DATA2~~

+

|PICA_REG_VS_FLOAT_DATA1

|-

| 02C3

−

| [[#~~GPUREG_VSH_FLOATUNIFORM_DATA~~|~~GPUREG_VSH_FLOATUNIFORM_DATA~~]]

+

| [[#GPUREG_SH_FLOATUNIFORM_DATAi|GPUREG_VSH_FLOATUNIFORM_DATA2]]

|

−

|~~PICA_REG_VS_FLOAT_DATA3~~

+

|PICA_REG_VS_FLOAT_DATA2

|-

| 02C4

−

| [[#~~GPUREG_VSH_FLOATUNIFORM_DATA~~|~~GPUREG_VSH_FLOATUNIFORM_DATA~~]]

+

| [[#GPUREG_SH_FLOATUNIFORM_DATAi|GPUREG_VSH_FLOATUNIFORM_DATA3]]

|

−

|~~PICA_REG_VS_FLOAT_DATA4~~

+

|PICA_REG_VS_FLOAT_DATA3

|-

| 02C5

−

| [[#~~GPUREG_VSH_FLOATUNIFORM_DATA~~|~~GPUREG_VSH_FLOATUNIFORM_DATA~~]]

+

| [[#GPUREG_SH_FLOATUNIFORM_DATAi|GPUREG_VSH_FLOATUNIFORM_DATA4]]

|

−

|~~PICA_REG_VS_FLOAT_DATA5~~

+

|PICA_REG_VS_FLOAT_DATA4

|-

| 02C6

−

| [[#~~GPUREG_VSH_FLOATUNIFORM_DATA~~|~~GPUREG_VSH_FLOATUNIFORM_DATA~~]]

+

| [[#GPUREG_SH_FLOATUNIFORM_DATAi|GPUREG_VSH_FLOATUNIFORM_DATA5]]

|

−

|~~PICA_REG_VS_FLOAT_DATA6~~

+

|PICA_REG_VS_FLOAT_DATA5

|-

| 02C7

−

| [[#~~GPUREG_VSH_FLOATUNIFORM_DATA~~|~~GPUREG_VSH_FLOATUNIFORM_DATA~~]]

+

| [[#GPUREG_SH_FLOATUNIFORM_DATAi|GPUREG_VSH_FLOATUNIFORM_DATA6]]

|

−

|~~PICA_REG_VS_FLOAT_DATA7~~

+

|PICA_REG_VS_FLOAT_DATA6

|-

| 02C8

−

| [[#~~GPUREG_VSH_FLOATUNIFORM_DATA~~|~~GPUREG_VSH_FLOATUNIFORM_DATA~~]]

+

| [[#GPUREG_SH_FLOATUNIFORM_DATAi|GPUREG_VSH_FLOATUNIFORM_DATA7]]

|

−

|~~PICA_REG_VS_FLOAT_DATA8~~

+

|PICA_REG_VS_FLOAT_DATA7

|-

| 02C9

Line 3,661: Line 3,714:

|-

| 02CB

−

| [[#~~GPUREG_VSH_CODETRANSFER_INDEX~~|GPUREG_VSH_CODETRANSFER_INDEX]]

+

| [[#GPUREG_SH_CODETRANSFER_INDEX|GPUREG_VSH_CODETRANSFER_INDEX]]

| ?

|PICA_REG_VS_PROG_ADDR

|-

| 02CC

−

| [[#~~GPUREG_VSH_CODETRANSFER_DATA~~|~~GPUREG_VSH_CODETRANSFER_DATA~~]]

+

| [[#GPUREG_SH_CODETRANSFER_DATAi|GPUREG_VSH_CODETRANSFER_DATA0]]

|

|PICA_REG_VS_PROG_DATA0

|-

| 02CD

−

| [[#~~GPUREG_VSH_CODETRANSFER_DATA~~|~~GPUREG_VSH_CODETRANSFER_DATA~~]]

+

| [[#GPUREG_SH_CODETRANSFER_DATAi|GPUREG_VSH_CODETRANSFER_DATA1]]

|

|PICA_REG_VS_PROG_DATA1

|-

| 02CE

−

| [[#~~GPUREG_VSH_CODETRANSFER_DATA~~|~~GPUREG_VSH_CODETRANSFER_DATA~~]]

+

| [[#GPUREG_SH_CODETRANSFER_DATAi|GPUREG_VSH_CODETRANSFER_DATA2]]

|

|PICA_REG_VS_PROG_DATA2

|-

| 02CF

−

| [[#~~GPUREG_VSH_CODETRANSFER_DATA~~|~~GPUREG_VSH_CODETRANSFER_DATA~~]]

+

| [[#GPUREG_SH_CODETRANSFER_DATAi|GPUREG_VSH_CODETRANSFER_DATA3]]

|

|PICA_REG_VS_PROG_DATA3

|-

| 02D0

−

| [[#~~GPUREG_VSH_CODETRANSFER_DATA~~|~~GPUREG_VSH_CODETRANSFER_DATA~~]]

+

| [[#GPUREG_SH_CODETRANSFER_DATAi|GPUREG_VSH_CODETRANSFER_DATA4]]

|

|PICA_REG_VS_PROG_DATA4

|-

| 02D1

−

| [[#~~GPUREG_VSH_CODETRANSFER_DATA~~|~~GPUREG_VSH_CODETRANSFER_DATA~~]]

+

| [[#GPUREG_SH_CODETRANSFER_DATAi|GPUREG_VSH_CODETRANSFER_DATA5]]

|

|PICA_REG_VS_PROG_DATA5

|-

| 02D2

−

| [[#~~GPUREG_VSH_CODETRANSFER_DATA~~|~~GPUREG_VSH_CODETRANSFER_DATA~~]]

+

| [[#GPUREG_SH_CODETRANSFER_DATAi|GPUREG_VSH_CODETRANSFER_DATA6]]

|

|PICA_REG_VS_PROG_DATA6

|-

| 02D3

−

| [[#~~GPUREG_VSH_CODETRANSFER_DATA~~|~~GPUREG_VSH_CODETRANSFER_DATA~~]]

+

| [[#GPUREG_SH_CODETRANSFER_DATAi|GPUREG_VSH_CODETRANSFER_DATA7]]

|

|PICA_REG_VS_PROG_DATA7

Line 3,711: Line 3,764:

|-

| 02D5

−

| [[#~~GPUREG_VSH_OPDESCS_INDEX~~|GPUREG_VSH_OPDESCS_INDEX]]

+

| [[#GPUREG_SH_OPDESCS_INDEX|GPUREG_VSH_OPDESCS_INDEX]]

| ?

|PICA_REG_VS_PROG_SWIZZLE_ADDR

|-

| 02D6

−

| [[#~~GPUREG_VSH_OPDESCS_DATA~~|~~GPUREG_VSH_OPDESCS_DATA~~]]

+

| [[#GPUREG_SH_OPDESCS_DATAi|GPUREG_VSH_OPDESCS_DATA0]]

|

|PICA_REG_VS_PROG_SWIZZLE_DATA0

|-

| 02D7

−

| [[#~~GPUREG_VSH_OPDESCS_DATA~~|~~GPUREG_VSH_OPDESCS_DATA~~]]

+

| [[#GPUREG_SH_OPDESCS_DATAi|GPUREG_VSH_OPDESCS_DATA1]]

|

|PICA_REG_VS_PROG_SWIZZLE_DATA1

|-

| 02D8

−

| [[#~~GPUREG_VSH_OPDESCS_DATA~~|~~GPUREG_VSH_OPDESCS_DATA~~]]

+

| [[#GPUREG_SH_OPDESCS_DATAi|GPUREG_VSH_OPDESCS_DATA2]]

|

|PICA_REG_VS_PROG_SWIZZLE_DATA2

|-

| 02D9

−

| [[#~~GPUREG_VSH_OPDESCS_DATA~~|~~GPUREG_VSH_OPDESCS_DATA~~]]

+

| [[#GPUREG_SH_OPDESCS_DATAi|GPUREG_VSH_OPDESCS_DATA3]]

|

|PICA_REG_VS_PROG_SWIZZLE_DATA3

|-

| 02DA

−

| [[#~~GPUREG_VSH_OPDESCS_DATA~~|~~GPUREG_VSH_OPDESCS_DATA~~]]

+

| [[#GPUREG_SH_OPDESCS_DATAi|GPUREG_VSH_OPDESCS_DATA4]]

|

|PICA_REG_VS_PROG_SWIZZLE_DATA4

|-

| 02DB

−

| [[#~~GPUREG_VSH_OPDESCS_DATA~~|~~GPUREG_VSH_OPDESCS_DATA~~]]

+

| [[#GPUREG_SH_OPDESCS_DATAi|GPUREG_VSH_OPDESCS_DATA5]]

|

|PICA_REG_VS_PROG_SWIZZLE_DATA5

|-

| 02DC

−

| [[#~~GPUREG_VSH_OPDESCS_DATA~~|~~GPUREG_VSH_OPDESCS_DATA~~]]

+

| [[#GPUREG_SH_OPDESCS_DATAi|GPUREG_VSH_OPDESCS_DATA6]]

|

|PICA_REG_VS_PROG_SWIZZLE_DATA6

|-

| 02DD

−

| [[#~~GPUREG_VSH_OPDESCS_DATA~~|~~GPUREG_VSH_OPDESCS_DATA~~]]

+

| [[#GPUREG_SH_OPDESCS_DATAi|GPUREG_VSH_OPDESCS_DATA7]]

|

|PICA_REG_VS_PROG_SWIZZLE_DATA7

Line 3,938: Line 3,991:

=== GPUREG_FINALIZE ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-31

+

| unsigned, Trigger P3D Interrupt (0 = idle, non-zero = trigger)

+

|}

Writing to this register seems to signal the GPU to stop processing GPU commands from the current buffer; any command following a write to this register will be ignored. The value written to this register does not appear to matter, although 0x12345678 is the value typically written by commercial software.

Line 3,951: Line 4,012:

|-

| 0-1

−

| Culling mode

+

| unsigned, Culling mode

|}

+

This register is used to configure the face culling mode.

Culling mode values:

Line 3,977: Line 4,040:

|-

| 0-23

−

| ~~float24~~, width / 2

+

| float1.7.16, width / 2

|}

+

This register is used to configure the viewport width, along with GPUREG_VIEWPORT_INVW.

=== GPUREG_VIEWPORT_INVW ===

Line 3,987: Line 4,052:

|-

| 1-31

−

| ~~float31~~, 2 / width

+

| float1.7.23, 2 / width

|}

+

This register is used to configure the viewport width, along with GPUREG_VIEWPORT_WIDTH.

=== GPUREG_VIEWPORT_HEIGHT ===

Line 3,997: Line 4,064:

|-

| 0-23

−

| ~~float24~~, height / 2

+

| float1.7.16, height / 2

|}

+

This register is used to configure the viewport height, along with GPUREG_VIEWPORT_INVH.

=== GPUREG_VIEWPORT_INVH ===

Line 4,007: Line 4,076:

|-

| 1-31

−

| ~~float31~~, 2 / height

+

| float1.7.23, 2 / height

|}

+

This register is used to configure the viewport height, along with GPUREG_VIEWPORT_HEIGHT.

=== GPUREG_FRAGOP_CLIP ===

Line 4,017: Line 4,088:

|-

| 0

−

| Enabled (0 = disabled, 1 = enabled)

+

| unsigned, Enabled (0 = disabled, 1 = enabled)

|}

+

This register is used to enable clipping planes.

=== GPUREG_FRAGOP_CLIP_DATA''i'' ===

Line 4,027: Line 4,100:

|-

| 0-23

−

| ~~float24~~, Clipping plane coefficient

+

| float1.7.16, Clipping plane coefficient ''i''

|}

+

This register is used to configure clipping plane coefficients.

=== GPUREG_DEPTHMAP_SCALE ===

Line 4,037: Line 4,112:

|-

| 0-23

−

| ~~float24~~, Near - Far

+

| float1.7.16, Near - Far

|}

+

This register is used to configure the depth range scale.

=== GPUREG_DEPTHMAP_OFFSET ===

Line 4,047: Line 4,124:

|-

| 0-23

−

| ~~float24~~, Near

+

| float1.7.16, Near + Polygon Offset

|}

+

This register is used to configure the depth range bias.

=== GPUREG_SH_OUTMAP_TOTAL ===

Line 4,057: Line 4,136:

|-

| 0-2

−

| Number of following attributes

+

| unsigned, Number of following attributes

|}

+

This register is used to configure the total shader output map attributes.

=== GPUREG_SH_OUTMAP_O''i'' ===

−

~~These registers map components of the corresponding vertex shader output register to specific fixed-function semantics.~~

{| class="wikitable" border="1"

Line 4,068: Line 4,147:

! Description

|-

−

| 0-7

+

| 0-4

−

| Semantic for the x component of the register.

+

| unsigned, Semantic for the x component of the register.

|-

−

| 8-15

+

| 8-12

−

| Semantic for the y component of the register.

+

| unsigned, Semantic for the y component of the register.

|-

−

| 16-23

+

| 16-20

−

| Semantic for the z component of the register.

+

| unsigned, Semantic for the z component of the register.

|-

−

| 24-31

+

| 24-28

−

| Semantic for the w component of the register.

+

| unsigned, Semantic for the w component of the register.

|}

−

~~The semantic ids are~~:

+

These registers map components of the corresponding vertex shader output register to specific fixed-function semantics.

+

Semantics that have not been mapped to a component of an output register have a value of 1

+

Semantic values:

{| class="wikitable" border="1"

Line 4,177: Line 4,260:

|-

| 0-1

−

| Early depth function

+

| unsigned, Early depth function

|}

+

This register configures the early depth test function.

Early depth function values:

Line 4,206: Line 4,291:

|-

| 0

−

| Enabled (0 = disabled, 1 = enabled)

+

| unsigned, Enabled (0 = disabled, 1 = enabled)

|}

+

This register sets whether the early depth test is enabled.

=== GPUREG_EARLYDEPTH_CLEAR ===

Line 4,216: Line 4,303:

|-

| 0

−

| Trigger (0 = idle, 1 = clear)

+

| unsigned, Trigger (0 = idle, 1 = clear)

|}

+

This register triggers clearing the early depth data.

=== GPUREG_SH_OUTATTR_MODE ===

Line 4,226: Line 4,315:

|-

| 0

−

| Use texture coordinates (0 = don't use, 1 = use)

+

| unsigned, Use texture coordinates (0 = don't use, 1 = use)

|}

+

This register is used to configure the shader output attribute mode.

=== GPUREG_SCISSORTEST_MODE ===

Line 4,236: Line 4,327:

|-

| 0-1

−

| Enabled (0 = disabled, 3 = enabled)

+

| unsigned, Enabled (0 = disabled, 3 = enabled)

|}

+

This register is used to enable scissor testing.

=== GPUREG_SCISSORTEST_POS ===

Line 4,246: Line 4,339:

|-

| 0-9

−

| X1

+

| unsigned, X1

|-

| 16-25

−

| Y1

+

| unsigned, Y1

|}

+

This register is used to configure the scissor test start position.

=== GPUREG_SCISSORTEST_DIM ===

Line 4,259: Line 4,354:

|-

| 0-9

−

| X2

+

| unsigned, X2

|-

| 16-25

−

| Y2

+

| unsigned, Y2

|}

+

This register is used to configure the scissor test end position.

=== GPUREG_VIEWPORT_XY ===

Line 4,272: Line 4,369:

|-

| 0-9

−

| X

+

| signed, X

|-

| 16-25

−

| Y

+

| signed, Y

|}

+

This register is used to configure the viewport position.

=== GPUREG_EARLYDEPTH_DATA ===

Line 4,285: Line 4,384:

|-

| 0-23

−

| Clear value

+

| unsigned, Clear value

|}

+

This register is used to configure the early depth clear value.

=== GPUREG_DEPTHMAP_ENABLE ===

Line 4,295: Line 4,396:

|-

| 0

−

| Enabled (0 = disabled, 1 = enabled)

+

| unsigned, Enabled (0 = disabled, 1 = enabled)

|}

+

This register is used to enable depth range.

=== GPUREG_RENDERBUF_DIM ===

Line 4,305: Line 4,408:

|-

| 0-10

−

| Width

+

| unsigned, Width

|-

| 12-21

−

| Height

+

| unsigned, Height - 1

|-

| 24

| 0x1

|}

+

This register is used to configure the output framebuffer dimensions.

=== GPUREG_SH_OUTATTR_CLOCK ===

Line 4,321: Line 4,426:

|-

| 0

−

| 'position.z' present

+

| unsigned, 'position.z' present (0 = absent, 1 = present)

|-

| 1

−

| 'color' component present

+

| unsigned, 'color' component present (0 = absent, 1 = present)

|-

| 8

−

| 'texcoord0' component present

+

| unsigned, 'texcoord0' component present (0 = absent, 1 = present)

|-

| 9

−

| 'texcoord1' component present

+

| unsigned, 'texcoord1' component present (0 = absent, 1 = present)

|-

| 10

−

| 'texcoord2' component present

+

| unsigned, 'texcoord2' component present (0 = absent, 1 = present)

|-

| 16

−

| 'texcoord0.w' present

+

| unsigned, 'texcoord0.w' present (0 = absent, 1 = present)

|-

| 24

−

| 'normquat' or 'view' component present

+

| unsigned, 'normquat' or 'view' component present (0 = absent, 1 = present)

|}

+

This register controls the clock supply to parts relating to certain attributes.

== Texturing registers ==

Line 4,351: Line 4,458:

|-

| 0

−

| Texture 0 enabled

+

| unsigned, Texture 0 enabled (0 = disabled, 1 = enabled)

|-

| 1

−

| Texture 1 enabled

+

| unsigned, Texture 1 enabled (0 = disabled, 1 = enabled)

|-

| 2

−

| Texture 2 enabled

+

| unsigned, Texture 2 enabled (0 = disabled, 1 = enabled)

|-

| 3

Line 4,363: Line 4,470:

|-

| 8-9

−

| Texture 3 coordinates

+

| unsigned, Texture 3 coordinates

|-

| 10

−

| Texture 3 enabled

+

| unsigned, Texture 3 enabled (0 = disabled, 1 = enabled)

|-

| 12

Line 4,372: Line 4,479:

|-

| 13

−

| Texture 2 coordinates

+

| unsigned, Texture 2 coordinates

|-

| 16

−

| Clear texture cache (0 = don't clear, 1 = clear)

+

| unsigned, Clear texture cache (0 = don't clear, 1 = clear)

|-

−

| 17

+

| 17-31

| 0x0

|}

+

This register is used to enable texture units.

Texture 3 coordinates values:

Line 4,417: Line 4,526:

|-

| 0-7

−

| Red

+

| unsigned, Red

|-

| 8-15

−

| Green

+

| unsigned, Green

|-

| 16-23

−

| Blue

+

| unsigned, Blue

|-

| 24-31

−

| Alpha

+

| unsigned, Alpha

|}

+

This register is used to set a texture unit's border color.

=== GPUREG_TEXUNIT''i''_DIM ===

Line 4,436: Line 4,547:

|-

| 0-10

−

| Height

+

| unsigned, Height

|-

| 16-26

−

| Width

+

| unsigned, Width

|}

+

This register is used to set a texture unit's dimensions.

=== GPUREG_TEXUNIT''i''_PARAM ===

Line 4,449: Line 4,562:

|-

| 1

−

| Magnification filter

+

| unsigned, Magnification filter

|-

| 2

−

| Minification filter

+

| unsigned, Minification filter

|-

| 4-5

−

| ETC1 (0 = not ETC1, 2 = ETC1)

+

| unsigned, ETC1 (0 = not ETC1, 2 = ETC1) note: still 0 for ETC1A4

|-

| 8-10

−

| Wrap T

+

| unsigned, Wrap T

|-

| 12-14

−

| Wrap S

+

| unsigned, Wrap S

|-

−

| 16

+

| 16-17

| 0x0

|-

| 20

−

| Shadow (Texture 0 only, 0 = not shadow, 1 = shadow)

+

| unsigned, Shadow (Texture 0 only, 0 = not shadow, 1 = shadow)

|-

| 24

−

| Mipmap filter

+

| unsigned, Mipmap filter

|-

| 28-30

−

| Type (Texture 0 only)

+

| unsigned, Type (Texture 0 only)

|}

+

This register is used to set a texture unit's extra parameters.

Filter values:

Line 4,540: Line 4,655:

|-

| 0-12

−

| ~~fixed13 (~~8 ~~fractional bits)~~, Bias

+

| fixed1.4.8, Bias

|-

| 16-19

−

| Max Level

+

| unsigned, Max Level

|-

| 24-27

−

| Min Level

+

| unsigned, Min Level

|}

+

This register is used to configure a texture unit's level of detail.

=== GPUREG_TEXUNIT''i''_ADDR''i'' ===

+

First ADDR register:

{| class="wikitable" border="1"

! Bits

! Description

|-

−

| 0-31

+

| 0-27

−

| ~~Physical Address~~ >> 3

+

| unsigned, Texture physical address >> 3

|}

+

Subsequent ADDR registers:

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-21

+

| unsigned, Texture physical address >> 3 (upper 6 bits reused from first ADDR register)

+

|}

+

This register is used to set a texture unit's physical address(es) in memory. Individual texels in a texture are laid out in memory as a [http://en.wikipedia.org/wiki/Z-order_curve Z-order curve]. Mipmap data is stored directly following the main texture data.

If the texture is a cube:

Line 4,593: Line 4,722:

|-

| 0

−

| Perspective (0 = ~~not~~ perspective, 1 = perspective)

+

| unsigned, Perspective (0 = perspective, 1 = not perspective)

|-

| 1-23

−

| ~~unsigned fixed23~~, Z bias

+

| fixed0.0.24, Z bias (upper 23 bits)

|}

+

This register is used to set a texture unit's shadow texture properties.

=== GPUREG_TEXUNIT''i''_TYPE ===

Line 4,606: Line 4,737:

|-

| 0-3

−

| ~~[[GPU_Textures#Texture_color_types~~|Format]]

+

| unsigned, Format

+

|}

+

This register is used to set a texture unit's data format.

+

Format values:

+

{| class="wikitable" border="1"

+

! Value

+

! Description

+

! GL Format

+

! GL Data Type

+

|-

+

| 0x0

+

| RGBA8888

+

| GL_RGBA

+

| GL_UNSIGNED_BYTE

+

|-

+

| 0x1

+

| RGB888

+

| GL_RGB

+

| GL_UNSIGNED_BYTE

+

|-

+

| 0x2

+

| RGBA5551

+

| GL_RGBA

+

| GL_UNSIGNED_SHORT_5_5_5_1

+

|-

+

| 0x3

+

| RGB565

+

| GL_RGB

+

| GL_UNSIGNED_SHORT_5_6_5

+

|-

+

| 0x4

+

| RGBA4444

+

| GL_RGBA

+

| GL_UNSIGNED_SHORT_4_4_4_4

+

|-

+

| 0x5

+

| IA8

+

| GL_LUMINANCE_ALPHA

+

| GL_UNSIGNED_BYTE

+

|-

+

| 0x6

+

| HILO8

+

|

+

|

+

|-

+

| 0x7

+

| I8

+

| GL_LUMINANCE

+

| GL_UNSIGNED_BYTE

+

|-

+

| 0x8

+

| A8

+

| GL_ALPHA

+

| GL_UNSIGNED_BYTE

+

|-

+

| 0x9

+

| IA44

+

| GL_LUMINANCE_ALPHA

+

| GL_UNSIGNED_BYTE_4_4_EXT

+

|-

+

| 0xA

+

| I4

+

|

+

|

+

|-

+

| 0xB

+

| A4

+

| GL_ALPHA

+

| GL_UNSIGNED_NIBBLE_EXT

+

|-

+

| 0xC

+

| ETC1

+

| GL_ETC1_RGB8_OES

+

|

+

|-

+

| 0xD

+

| ETC1A4

+

|

+

|

|}

Line 4,616: Line 4,828:

|-

| 0

−

| Enabled (0 = disabled, 1 = enabled)

+

| unsigned, Enabled (0 = disabled, 1 = enabled)

|}

+

This register is used to enable lighting.

=== GPUREG_TEXUNIT3_PROCTEX0 ===

Line 4,626: Line 4,840:

|-

| 0-2

−

| U-direction clamp

+

| unsigned, U-direction clamp

|-

| 3-5

−

| V-direction clamp

+

| unsigned, V-direction clamp

|-

| 6-9

−

| RGB mapping function

+

| unsigned, RGB mapping function

|-

| 10-13

−

| Alpha mapping function

+

| unsigned, Alpha mapping function

|-

| 14

−

| Handle alpha separately (0 = don't separate, 1 = separate)

+

| unsigned, Handle alpha separately (0 = don't separate, 1 = separate)

|-

| 15

−

| Noise enabled (0 = disabled, 1 = enabled)

+

| unsigned, Noise enabled (0 = disabled, 1 = enabled)

|-

| 16-17

−

| U-direction shift

+

| unsigned, U-direction shift

|-

| 18-19

−

| V-direction shift

+

| unsigned, V-direction shift

|-

| 20-27

−

| ~~float16 low 8 bits~~, Texture bias

+

| float1.5.10, Texture bias (lower 8 bits)

|}

+

This register is used to configure the procedural texture unit.

Clamp values:

Line 4,685: Line 4,901:

|-

| 1

−

| U2

+

| U²

|-

| 2

Line 4,691: Line 4,907:

|-

| 3

−

| V2

+

| V²

|-

| 4

−

| U + V

+

| (U + V) / 2

|-

| 5

−

| U2 + V2

+

| (U² + V²) / 2

|-

| 6

−

| sqrt(U2 + V2)

+

| sqrt(U² + V²)

|-

| 7

Line 4,735: Line 4,951:

|-

| 0-15

−

| ~~fixed16~~, U-direction noise amplitude

+

| fixed1.3.12, U-direction noise amplitude

|-

| 16-31

−

| ~~float16~~, U-direction noise phase

+

| float1.5.10, U-direction noise phase

|}

+

This register is used to configure the procedural texture unit's U-direction noise amplitude/phase.

=== GPUREG_TEXUNIT3_PROCTEX2 ===

Line 4,748: Line 4,966:

|-

| 0-15

−

| ~~fixed16~~, V-direction noise amplitude

+

| fixed1.3.12, V-direction noise amplitude

|-

| 16-31

−

| ~~float16~~, V-direction noise phase

+

| float1.5.10, V-direction noise phase

|}

+

This register is used to configure the procedural texture unit's V-direction noise amplitude/phase.

=== GPUREG_TEXUNIT3_PROCTEX3 ===

Line 4,761: Line 4,981:

|-

| 0-15

−

| ~~float16~~, U-direction noise frequency

+

| float1.5.10, U-direction noise frequency

|-

| 16-31

−

| ~~float16~~, V-direction noise frequency

+

| float1.5.10, V-direction noise frequency

|}

+

This register is used to configure the procedural texture unit's U-direction and V-direction noise frequency.

=== GPUREG_TEXUNIT3_PROCTEX4 ===

Line 4,774: Line 4,996:

|-

| 0-2

−

| Minification filter

+

| unsigned, Minification filter

+

|-

+

| 3-6

+

| Min LOD (usually 0)

|-

−

| 8-9

+

| 7-10

−

| ~~0x3~~

+

| Max LOD (usually 6)

|-

| 11-18

−

| Texture width

+

| unsigned, Texture width

|-

| 19-26

−

| ~~float16 high 8 bits~~, Texture bias

+

| float1.5.10, Texture bias (upper 8 bits)

|}

+

This register is used to configure the procedural texture unit.

Minification filter values:

Line 4,818: Line 5,045:

|-

| 0-7

−

| Texture offset

+

| unsigned, Texture offset (Mipmap level 0 / base level)

|-

−

| 8-31

+

| 8-15

−

| ~~0xE0C080~~

+

| unsigned, mipmap level 1 offset (usually 0x80)

+

|-

+

| 16-23

+

| unsigned, mipmap level 2 offset (usually 0xC0)

+

|-

+

| 24-31

+

| unsigned, mipmap level 3 offset (usually 0xE0)

|}

+

This register is used to set the procedural texture unit's offset. Mipmap level 4-7 seems to be hardcoded at offset 0xF0, 0xF8, 0xFC and 0xFE .

=== GPUREG_PROCTEX_LUT ===

Line 4,831: Line 5,066:

|-

| 0-7

−

| Index

+

| unsigned, Index

|-

| 8-11

−

| Reference table

+

| unsigned, Reference table

|}

+

This register is used to set which look-up table to write to, with GPUREG_PROCTEX_LUT_DATA''i'', at what index.

Reference table values:

Line 4,879: Line 5,116:

|-

| 0-11

−

| ~~unsigned fixed12~~, Value

+

| fixed0.0.12, Value

|-

| 12-23

−

| ~~signed fixed12~~, Difference from next element

+

| fixed0.0.12 with two's complement ( [0.5,1.0) mapped to [-1.0,0) ), Difference from next element

|}

Line 4,893: Line 5,130:

|-

| 0-11

−

| ~~unsigned fixed12~~, Value

+

| fixed0.0.12, Value

|-

| 12-23

−

| ~~signed fixed12~~, Difference from next element

+

| fixed0.0.12 with two's complement, Difference from next element

|}

Line 4,907: Line 5,144:

|-

| 0-11

−

| ~~unsigned fixed12~~, Value

+

| fixed0.0.12, Value

|-

| 12-23

−

| ~~signed fixed12~~, Difference from next element

+

| fixed0.0.12 with two's complement, Difference from next element

|}

Line 4,921: Line 5,158:

|-

| 0-7

−

| u8, Red

+

| unsigned, Red

|-

| 8-15

−

| u8, Green

+

| unsigned, Green

|-

| 16-23

−

| u8, Blue

+

| unsigned, Blue

|-

| 24-31

−

| u8, Alpha

+

| unsigned, Alpha

|}

Line 4,941: Line 5,178:

|-

| 0-7

−

| signed ~~fixed8~~, ~~Red~~ difference between current and next color table elements

+

| signed, Half of red difference between current and next color table elements

|-

| 8-15

−

| signed ~~fixed8~~, ~~Green~~ difference between current and next color table elements

+

| signed, Half of green difference between current and next color table elements

|-

| 16-23

−

| signed ~~fixed8~~, ~~Blue~~ difference between current and next color table elements

+

| signed, Half of blue difference between current and next color table elements

|-

| 24-31

−

| signed ~~fixed8~~, ~~Alpha~~ difference between current and next color table elements

+

| signed, Half of alpha difference between current and next color table elements

|}

Line 4,960: Line 5,197:

|-

| 0-3

−

| RGB source 0

+

| unsigned, RGB source 0

|-

| 4-7

−

| RGB source 1

+

| unsigned, RGB source 1

|-

| 8-11

−

| RGB source 2

+

| unsigned, RGB source 2

|-

| 16-19

−

| Alpha source 0

+

| unsigned, Alpha source 0

|-

| 20-23

−

| Alpha source 1

+

| unsigned, Alpha source 1

|-

| 24-27

−

| Alpha source 2

+

| unsigned, Alpha source 2

|}

+

This register configures a texture combiner's sources.

Source values:

Line 5,014: Line 5,253:

| Previous

|}

+

Using previous source in the first TEV stage returns the primary color, while previous buffer returns zero.

=== GPUREG_TEXENV''i''_OPERAND ===

Line 5,022: Line 5,263:

|-

| 0-3

−

| RGB operand 0

+

| unsigned, RGB operand 0

|-

| 4-7

−

| RGB operand 1

+

| unsigned, RGB operand 1

|-

| 8-11

−

| RGB operand 2

+

| unsigned, RGB operand 2

|-

| 12-14

−

| Alpha operand 0

+

| unsigned, Alpha operand 0

|-

| 16-18

−

| Alpha operand 1

+

| unsigned, Alpha operand 1

|-

| 20-22

−

| Alpha operand 2

+

| unsigned, Alpha operand 2

|}

+

This register configures a texture combiner's operands.

RGB operand values:

Line 5,115: Line 5,358:

|-

| 0-3

−

| RGB combine

+

| unsigned, RGB combine

|-

| 16-19

−

| Alpha combine

+

| unsigned, Alpha combine

|}

+

This register configures a texture combiner's combine mode.

Combine values:

Line 5,165: Line 5,410:

|-

| 0-7

−

| Red

+

| unsigned, Red

|-

| 8-15

−

| Green

+

| unsigned, Green

|-

| 16-23

−

| Blue

+

| unsigned, Blue

|-

| 24-31

−

| Alpha

+

| unsigned, Alpha

|}

+

This register configures a texture combiner's constant color.

=== GPUREG_TEXENV''i''_SCALE ===

Line 5,184: Line 5,431:

|-

| 0-1

−

| RGB scale

+

| unsigned, RGB scale

|-

| 16-17

−

| Alpha scale

+

| unsigned, Alpha scale

|}

+

This register configures a texture combiner's scale value.

Scale values:

Line 5,213: Line 5,462:

|-

| 0-2

−

| Fog mode

+

| unsigned, Fog mode

|-

| 3

−

| Shading density source

+

| unsigned, Shading density source

|-

| 8

−

| TexEnv 1 RGB buffer input

+

| unsigned, TexEnv 1 RGB buffer input

|-

| 9

−

| TexEnv 2 RGB buffer input

+

| unsigned, TexEnv 2 RGB buffer input

|-

| 10

−

| TexEnv 3 RGB buffer input

+

| unsigned, TexEnv 3 RGB buffer input

|-

| 11

−

| TexEnv 4 RGB buffer input

+

| unsigned, TexEnv 4 RGB buffer input

|-

| 12

−

| TexEnv 1 alpha buffer input

+

| unsigned, TexEnv 1 alpha buffer input

|-

| 13

−

| TexEnv 2 alpha buffer input

+

| unsigned, TexEnv 2 alpha buffer input

|-

| 14

−

| TexEnv 3 alpha buffer input

+

| unsigned, TexEnv 3 alpha buffer input

|-

| 15

−

| TexEnv 4 alpha buffer input

+

| unsigned, TexEnv 4 alpha buffer input

|-

| 16

−

| Z flip (0 = don't flip, 1 = flip)

+

| unsigned, Z flip (0 = don't flip, 1 = flip)

+

|-

+

| 24-25

+

| 0x0

|}

−

This register is shared between the gas/fog mode configuration and ~~TexEnv~~ buffer inputs. ~~TexEnv~~ buffer inputs are typically written with a mask of 0x2, and the gas/fog mode configuration is typically written with a mask of 0x5.

+

This register is shared between the gas/fog mode configuration and texture combiner buffer inputs. Texture combiner buffer inputs are typically written with a mask of 0x2, and the gas/fog mode configuration is typically written with a mask of 0x5.

Fog mode values:

Line 5,297: Line 5,549:

|-

| 0-7

−

| Red

+

| unsigned, Red

|-

| 8-15

−

| Green

+

| unsigned, Green

|-

| 16-23

−

| Blue

+

| unsigned, Blue

|}

+

This register is used to configure the color of fog.

=== GPUREG_GAS_ATTENUATION ===

Line 5,313: Line 5,567:

|-

| 0-15

−

| ~~float16~~, Gas density attenuation

+

| float1.5.10, Gas density attenuation

|}

+

This register is used to configure the gas density attenuation.

=== GPUREG_GAS_ACCMAX ===

Line 5,323: Line 5,579:

|-

| 0-15

−

| ~~float16~~, Gas maximum density accumulation

+

| float1.5.10, Gas maximum density accumulation

|}

+

This register is used to configure the gas maximum density accumulation.

=== GPUREG_FOG_LUT_INDEX ===

Line 5,333: Line 5,591:

|-

| 0-15

−

| Index

+

| unsigned, Index

|}

+

This register is used to set what index to write to with GPUREG_FOG_LUT_DATA''i''.

=== GPUREG_FOG_LUT_DATA''i'' ===

Line 5,356: Line 5,616:

|-

| 0-12

−

| ~~fixed13 (~~11 ~~fractional bits)~~, Difference from next element

+

| fixed1.1.11, Difference from next element

|-

| 13-23

−

| ~~unsigned fixed11~~, Value

+

| fixed0.0.11, Value

|}

Line 5,369: Line 5,629:

|-

| 0-7

−

| Red

+

| unsigned, Red

|-

| 8-15

−

| Green

+

| unsigned, Green

|-

| 16-23

−

| Blue

+

| unsigned, Blue

|-

| 24-31

−

| Alpha

+

| unsigned, Alpha

|}

+

This register is used to configure the texture combiner buffer color.

== Framebuffer registers ==

Line 5,390: Line 5,652:

|-

| 0-1

−

| Fragment operation mode

+

| unsigned, Fragment operation mode

|-

| 8

−

| Blend mode

+

| unsigned, Blend mode

|-

−

| 16-23

+

| 16-25

−

| ~~0xE4~~

+

| 0x0E4

|}

+

This register is used to configure the fragment operation mode and whether to use logic ops or blending.

Fragment operation mode values:

Line 5,435: Line 5,699:

|-

| 0-2

−

| RGB equation

+

| unsigned, RGB equation

|-

| 8-10

−

| Alpha equation

+

| unsigned, Alpha equation

|-

| 16-19

−

| RGB source function

+

| unsigned, RGB source function

|-

| 20-23

−

| RGB destination function

+

| unsigned, RGB destination function

|-

| 24-27

−

| Alpha source function

+

| unsigned, Alpha source function

|-

| 28-31

−

| Alpha destination function

+

| unsigned, Alpha destination function

|}

−

Equation values:

+

This register is used to configure the blending function.

+

'''Equation values:'''

{| class="wikitable" border="1"

Line 5,475: Line 5,741:

|}

−

Function values:

+

Blend equations 5, 6, 7 appear to behave the same as blend equation 0 (Add)

+

'''Function values:'''

{| class="wikitable" border="1"

Line 5,534: Line 5,802:

|-

| 0-3

−

| Logic op

+

| unsigned, Logic op

|}

+

This register is used to configure the logic op.

Logic op values:

Line 5,599: Line 5,869:

|-

| 0-7

−

| Red

+

| unsigned, Red

|-

| 8-15

−

| Green

+

| unsigned, Green

|-

| 16-23

−

| Blue

+

| unsigned, Blue

|-

| 24-31

−

| Alpha

+

| unsigned, Alpha

|}

+

This register is used to configure the blending color.

=== GPUREG_FRAGOP_ALPHA_TEST ===

Line 5,618: Line 5,890:

|-

| 0

−

| Enabled (0 = disabled, 1 = enabled)

+

| unsigned, Enabled (0 = disabled, 1 = enabled)

|-

| 4-6

−

| Function

+

| unsigned, Function

|-

| 8-15

−

| Reference value

+

| unsigned, Reference value

|}

+

This register is used to configure alpha testing.

Function values:

Line 5,665: Line 5,939:

|-

| 0

−

| Enabled (0 = disabled, 1 = enabled)

+

| unsigned, Enabled (0 = disabled, 1 = enabled)

|-

| 4-6

−

| Function

+

| unsigned, Function

|-

| 8-15

−

| Buffer mask

+

| unsigned, Buffer mask

|-

| 16-23

−

| Reference value

+

| signed, Reference value

|-

| 24-31

−

| Mask

+

| unsigned, Mask

|}

+

This register is used to configure stencil testing.

Function values:

Line 5,718: Line 5,994:

|-

| 0-2

−

| Fail operation

+

| unsigned, Fail operation

|-

| 4-6

−

| Z-fail operation

+

| unsigned, Z-fail operation

|-

| 8-10

−

| Z-pass operation

+

| unsigned, Z-pass operation

|}

+

This register is used to configure stencil result operations.

Operation values:

Line 5,765: Line 6,043:

|-

| 0

−

| Depth test enabled (0 = disabled, 1 = enabled)

+

| unsigned, Depth test enabled (0 = disabled, 1 = enabled)

|-

| 4-6

−

| Depth function

+

| unsigned, Depth function

|-

| 8

−

| Red write enabled (0 = disabled, 1 = enabled)

+

| unsigned, Red write enabled (0 = disabled, 1 = enabled)

|-

| 9

−

| Green write enabled (0 = disabled, 1 = enabled)

+

| unsigned, Green write enabled (0 = disabled, 1 = enabled)

|-

| 10

−

| Blue write enabled (0 = disabled, 1 = enabled)

+

| unsigned, Blue write enabled (0 = disabled, 1 = enabled)

|-

| 11

−

| Alpha write enabled (0 = disabled, 1 = enabled)

+

| unsigned, Alpha write enabled (0 = disabled, 1 = enabled)

|-

| 12

−

| Depth write enabled (0 = disabled, 1 = enabled)

+

| unsigned, Depth write enabled (0 = disabled, 1 = enabled)

|}

+

This register is used to depth testing and framebuffer write masking.

+

Note that setting the "Depth test enabled" bit to 0 will ''not'' also disable depth writes. It will instead behave as if the depth function were set to "Always". To completely disable depth-related operations both the depth test and depth write bits must be disabled.

Depth function values:

Line 5,818: Line 6,100:

=== GPUREG_FRAMEBUFFER_INVALIDATE ===

−

Writing 1 to this register invalidates the framebuffer cache. This should be done when changing the framebuffer or when it is cleared before rendering. Note that it does '''not''' flush the cache, so it should always be preceded by a write to GPUREG_FRAMEBUFFER_FLUSH.

−

~~=== GPUREG_FRAMEBUFFER_FLUSH ===~~

−

~~Writing 1 to this register flushes the framebuffer cache to memory. This should be done after rendering before changing the framebuffer or using rendering results.~~

−

~~=== GPUREG_DEPTHBUFFER_FORMAT ===~~

−

~~The format the current depth buffer should be written into. Following values are possible:~~

{| class="wikitable" border="1"

−

! ~~Value~~

+

! Bits

! Description

|-

| 0

−

| ~~16-bit depth~~

+

| unsigned, Trigger (0 = idle, 1 = invalidate)

|-

−

| 1

+

| 1-31

−

~~| ?? seems to freeze the GPU~~

+

| 0x0

−

|-

−

| 2

−

~~| 24-bit depth~~

−

|-

−

~~| 3~~

−

~~| 24-bit depth + 8-bit stencil (stencil is within bit 24-31)~~

|}

−

~~=== GPUREG_COLORBUFFER_FORMAT ===~~

+

Writing 1 to this register invalidates the framebuffer cache. This should be done when changing the framebuffer or when it is cleared before rendering. Note that it does '''not''' flush the cache, so it should always be preceded by a write to GPUREG_FRAMEBUFFER_FLUSH.

−

~~Describes the format of the current color buffer used for 3D rendering.~~

+

=== GPUREG_FRAMEBUFFER_FLUSH ===

{| class="wikitable" border="1"

Line 5,854: Line 6,120:

! Description

|-

−

| 0-7

+

| 0

−

| ~~Pixel size~~ (0=~~16-bit~~, 1=~~24-bit, 2=32-bit, 3=64-bit?~~)

+

| unsigned, Trigger (0 = idle, 1 = flush)

|-

−

| 16-23

+

| 1-31

−

| ~~Framebuffer Format (0=GL_RGBA8, 1=GL_RGB8, 2=GL_RGB5_A1, 3=GL_R5_G6_B5, 4=GL_RGBA4).~~

+

| 0x0

−

~~Note that these values are slightly different from those in [[GPU#Framebuffer_color_formats]].~~

+

|}

−

~~Color components are laid out in reverse byte order, with~~ the ~~most significant bits used first~~.

+

Writing 1 to this register flushes the framebuffer cache to memory. This should be done after rendering before changing the framebuffer or using rendering results.

−

|}

−

=== ~~GPUREG_EARLYDEPTH_TEST2~~ ===

+

=== GPUREG_COLORBUFFER_READ ===

{| class="wikitable" border="1"

Line 5,870: Line 6,135:

! Description

|-

−

| 0

+

| 0-3

−

| ~~Enabled~~ (0 = ~~disabled~~, 1 = ~~enabled~~)

+

| unsigned, Allow read (0 = disable, 0xF = enable)

|}

−

~~=== GPUREG_FRAMEBUFFER_BLOCK32 ===~~

+

This register configures read access from the color buffer.

−

When set to 0, use regular 8x8 tiling format for the framebuffer, compatible with textures. When set to 1, use a 32x32 tiling format. To untile the color buffer when using this format, use bit 16 of the [[GPU/External_Registers#Transfer_Engine|display transfer flags]]. It is unknown if there are any advantages to using the 32x32 format.

+

=== GPUREG_COLORBUFFER_WRITE ===

−

== ~~Fragment lighting registers~~ ==

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-3

+

| unsigned, Allow write (0 = disable, 0xF = enable)

+

|}

−

~~=== GPUREG_LIGHTING_ENABLE0 ===~~

+

This register configures write access to the color buffer.

−

~~This register is set to 0 when fragment lighting is disabled, and to 1 when it is enabled.~~

+

=== GPUREG_DEPTHBUFFER_READ ===

−

=== ~~GPUREG_LIGHTING_ENABLE1~~ ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0

+

| unsigned, Allow stencil read (0 = disable, 1 = enable)

+

|-

+

| 1

+

| unsigned, Allow depth read (0 = disable, 1 = enable)

+

|}

−

This register ~~is set to 1 when fragment lighting is disabled,~~ and ~~to 0 when it is enabled~~.

+

This register configures read access from the depth and stencil buffers.

−

=== ~~GPUREG_LIGHTING_CONFIG0~~ ===

+

=== GPUREG_DEPTHBUFFER_WRITE ===

{| class="wikitable" border="1"

Line 5,895: Line 6,175:

|-

| 0

−

| ~~Shadow factor~~ enable~~, usually set to bit16 OR bit18 OR bit19~~

+

| unsigned, Allow stencil write (0 = disable, 1 = enable)

|-

| 1

−

| ~~Unknown~~, ~~set~~ to 0

+

| unsigned, Allow depth write (0 = disable, 1 = enable)

+

|}

+

This register configures write access to the depth and stencil buffers.

+

=== GPUREG_DEPTHBUFFER_FORMAT ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

|-

−

| 2-3

+

| 0-1

−

| "~~Fresnel selector~~" ~~(see below)~~

+

| unsigned, Format

+

|}

+

This register configures the depth buffer data format.

+

Format values:

+

{| class="wikitable" border="1"

+

! Value

+

! Description

|-

−

| ~~4-7~~

+

| 0

−

| ~~"Config", "Light env config" (see below)~~

+

| 16-bit depth

|-

−

| ~~8-15~~

+

| 2

−

| ~~Unknown, set to 4~~

+

| 24-bit depth

|-

−

| 16

+

| 3

−

| "~~Shadow primary~~"~~, 0~~=~~disabled,~~ 1~~=enabled~~

+

| 24-bit depth + 8-bit stencil

+

|}

+

=== GPUREG_COLORBUFFER_FORMAT ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

|-

−

| 17

+

| 0-1

−

| ~~"Shadow secondary"~~, ~~0=disabled, 1=enabled~~

+

| unsigned, Pixel size

|-

−

| 18

+

| 16-18

−

| ~~"Invert shadow", 0=disabled, 1=enabled~~

+

| unsigned, Format

−

|-

−

~~| 19~~

−

~~| "Shadow alpha", 0=disabled, 1=enabled~~

−

|-

−

~~| 20-21~~

−

~~| Unknown, set to 0~~

−

|-

−

~~| 22-23~~

−

~~| "Bump selector", texture unit for bumpmapping~~

−

|-

−

~~| 24-25~~

−

~~| "Shadow selector", texture unit for shadow mapping~~

−

|-

−

~~| 26~~

−

~~| Unknown, set to 0~~

−

|-

−

~~| 27~~

−

~~| "Clamp highlights", 0=disabled, 1=enabled~~

−

|-

−

~~| 28-29~~

−

~~| "Bump mode", "Light env texy usage" (see below)~~

−

|-

−

~~| 30~~

−

~~| "Bump renorm", 0=enabled, 1=disabled~~

−

|-

−

~~| 31~~

−

~~| Unknown~~, ~~set to 1~~

|}

−

~~Fresnel selector constants~~:

+

This register configures the color buffer data format. Color components are laid out in reverse byte order in memory, with the most significant bits used first.

+

Pixel size values:

{| class="wikitable" border="1"

Line 5,953: Line 6,233:

|-

| 0

−

| ~~NO_FRESNEL~~

+

| 16-bit color

−

|-

−

~~| 1~~

−

~~| PRI_ALPHA_FRESNEL~~

|-

| 2

−

| ~~SEC_ALPHA_FRESNEL~~

+

| 32-bit color

−

|-

−

~~| 3~~

−

~~| PRI_SEC_ALPHA_FRESNEL~~

|}

−

The light environment configuration controls which LUTs are available for use. If a LUT is not available in the selected configuration, its value will always read a constant 1.0 regardless of the enable state in GPUREG_LIGHTING_CONFIG1. If lut_RR is enabled but not lut_RG or lut_RB, the output of lut_RR is used for the three components; Red, Green and Blue.

+

Format values:

−

~~Light env config constants~~:

{| class="wikitable" border="1"

! Value

! Description

−

~~! Available LUTs~~

|-

| 0

−

| ~~LIGHT_ENV_LAYER_CONFIG0~~

+

| RGBA8/Gas

−

~~| lut_D0, lut_RR, lut_SP, lut_DA~~

−

|-

−

~~| 1~~

−

~~| LIGHT_ENV_LAYER_CONFIG1~~

−

~~| lut_FR, lut_RR, lut_SP, lut_DA~~

|-

| 2

−

| ~~LIGHT_ENV_LAYER_CONFIG2~~

+

| RGB5A1

−

~~| lut_D0, lut_D1, lut_RR, lut_DA~~

|-

| 3

−

| ~~LIGHT_ENV_LAYER_CONFIG3~~

+

| RGB565

−

~~| lut_D0, lut_D1, lut_FR, lut_DA~~

|-

| 4

−

| ~~LIGHT_ENV_LAYER_CONFIG4~~

+

| RGBA4

−

~~| All except for lut_FR~~

−

|-

−

~~| 5~~

−

~~| LIGHT_ENV_LAYER_CONFIG5~~

−

~~| All except for lut_D1~~

−

|-

−

~~| 6~~

−

~~| LIGHT_ENV_LAYER_CONFIG6~~

−

~~| All except for lut_RB and lut_RG~~

−

|-

−

~~| 8 (sic)~~

−

~~| LIGHT_ENV_LAYER_CONFIG7~~

−

~~| All~~

|}

−

~~Bump mode constants:~~

+

=== GPUREG_EARLYDEPTH_TEST2 ===

{| class="wikitable" border="1"

−

! ~~Value~~

+

! Bits

! Description

|-

| 0

−

| ~~BUMP_NOT_USED~~

+

| unsigned, Enabled (0 = disabled, 1 = enabled)

−

|-

−

| 1

−

~~| BUMP_AS_BUMP~~

−

|-

−

~~| 2~~

−

~~| BUMP_AS_TANG~~

|}

−

~~Bit 30 is set when bump mode is not zero~~.

+

This register enables the early depth test.

−

=== ~~GPUREG_LIGHTING_CONFIG1~~ ===

+

=== GPUREG_FRAMEBUFFER_BLOCK32 ===

{| class="wikitable" border="1"

Line 6,032: Line 6,277:

|-

| 0

−

| ~~Disable~~ bit ~~for frag light source~~ 0 ~~shadows~~

+

| unsigned, Render block mode

+

|}

+

This register configures the framebuffer block mode. To untile the color buffer when using the 32x32 block format, use bit 16 of the [[GPU/External_Registers#Transfer_Engine|display transfer flags]]. It is unknown if there are any advantages to using the 32x32 format.

+

Render block mode values:

+

{| class="wikitable" border="1"

+

! Value

+

! Description

+

|-

+

| 0

+

| 8x8 blocks

|-

| 1

−

| ~~Disable bit for frag light source~~ 1 ~~shadows~~

+

| 32x32 blocks

+

|}

+

=== GPUREG_DEPTHBUFFER_LOC ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

|-

−

| 2

+

| 0-27

−

| ~~Disable bit for frag light source 2 shadows~~

+

| unsigned, Depth buffer physical address >> 3

+

|}

+

This register configures the depth buffer physical address.

+

=== GPUREG_COLORBUFFER_LOC ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

|-

−

| 3

+

| 0-27

−

| ~~Disable bit for frag light source 3 shadows~~

+

| unsigned, Color buffer physical address >> 3

+

|}

+

This register configures the color buffer physical address.

+

=== GPUREG_FRAMEBUFFER_DIM ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

|-

−

| 4

+

| 0-10

−

| ~~Disable bit for frag light source 4 shadows~~

+

| unsigned, Width

|-

−

| 5

+

| 12-21

−

| ~~Disable bit for frag light source 5 shadows~~

+

| unsigned, Height - 1

|-

−

| 6

+

| 24

−

| ~~Disable bit for frag light source 6 shadows~~

+

| 0x1

+

|}

+

This register configures the framebuffer dimensions.

+

=== GPUREG_GAS_LIGHT_XY ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

|-

−

| 7

+

| 0-7

−

| ~~Disable bit for frag light source 7 shadows~~

+

| unsigned, Planar shading minimum intensity

|-

−

| 8

+

| 8-15

−

| ~~Disable bit for frag light source 0 spot~~

+

| unsigned, Planar shading maximum intensity

|-

−

| 9

+

| 16-23

−

| ~~Disable bit for frag~~ light ~~source 1 spot~~

+

| unsigned, Planar shading density attenuation

−

|-

+

|}

−

~~| 10~~

+

−

~~| Disable bit for frag light source 2 spot~~

+

This register configures gas light planar shading.

+

=== GPUREG_GAS_LIGHT_Z ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

|-

−

| 11

+

| 0-7

−

| ~~Disable bit for frag light source 3 spot~~

+

| unsigned, View shading minimum intensity

|-

−

| 12

+

| 8-15

−

| ~~Disable bit for frag light source 4 spot~~

+

| unsigned, View shading maximum intensity

|-

−

~~| 13~~

+

| 16-23

−

~~| Disable bit for frag light source 5 spot~~

+

| unsigned, View shading density attenuation

−

|-

−

~~| 14~~

−

~~| Disable bit for frag light source 6 spot~~

−

|-

−

~~| 15~~

−

~~| Disable bit for frag light source 7 spot~~

−

|-

−

| 16

−

~~| Disable bit for lut_D0~~

−

|-

−

~~| 17~~

−

~~| Disable bit for lut_D1~~

−

|-

−

~~| 18~~

−

~~| Unknown, set to 1~~

−

|-

−

~~| 19~~

−

~~| Disable bit for lut_FR~~

−

|-

−

~~| 20~~

−

~~| Disable bit for lut_RB~~

−

|-

−

~~| 21~~

−

~~| Disable bit for lut_RG~~

−

|-

−

~~| 22~~

−

~~| Disable bit for lut_RR~~

−

|-

−

| 23

−

| ~~Unknown~~, ~~set to 1~~

−

|-

−

~~| 24~~

−

~~| Disable bit for frag light source 0 distance attenuation~~

−

|-

−

~~| 25~~

−

~~| Disable bit for frag light source 1 distance attenuation~~

−

|-

−

~~| 26~~

−

~~| Disable bit for frag light source 2 distance attenuation~~

−

|-

−

~~| 27~~

−

~~| Disable bit for frag light source 3 distance attenuation~~

−

|-

−

~~| 28~~

−

~~| Disable bit for frag light source 4 distance attenuation~~

−

|-

−

~~| 29~~

−

~~| Disable bit for frag light source 5 distance attenuation~~

−

|-

−

~~| 30~~

−

~~| Disable bit for frag light source 6 distance attenuation~~

−

|-

−

~~| 31~~

−

~~| Disable bit for frag light source 7 distance~~ attenuation

|}

−

~~=== GPUREG_LIGHTING_NUM_LIGHTS ===~~

+

This register configures gas light view shading.

−

~~The number of active lights minus one (0..7) is written to this~~ register.

−

=== ~~GPUREG_LIGHTING_LIGHT_PERMUTATION~~ ===

+

=== GPUREG_GAS_LIGHT_Z_COLOR ===

{| class="wikitable" border="1"

Line 6,138: Line 6,379:

! Description

|-

−

| 0-2

+

| 0-7

−

| ID of ~~the 1st enabled light (0..7)~~

+

| unsigned, View shading effect in line-of-sight direction

|-

−

~~| 4-6~~

+

| 8

−

~~| ID of the 2nd enabled light (0..7)~~

+

| Gas color LUT input

−

|-

−

| 8~~-10~~

−

~~| ID of the 3rd enabled light (0..7)~~

−

|-

−

~~| 12-14~~

−

~~| ID of the 4th enabled light (0..7)~~

−

|-

−

~~| 16-18~~

−

~~| ID of the 5th enabled light (0..7)~~

−

|-

−

~~| 20-22~~

−

~~| ID of the 6th enabled light (0..7)~~

−

|-

−

~~| 24-26~~

−

~~| ID of the 7th enabled light (0..7)~~

−

|-

−

~~| 28-30~~

−

| ~~ID of the 8th enabled light (0..7)~~

|}

−

~~=== GPUREG_LIGHTING_LUTINPUT_SELECT ===~~

+

This register configures gas light shading in the line-of-sight direction, and the input to the gas color LUT.

−

~~{| class="wikitable" border="1"~~

+

Color LUT input values:

−

~~! Bits~~

−

~~! Description~~

−

|-

−

~~| 0-3~~

−

~~| Input selector for lut_D0~~

−

|-

−

~~| 4-7~~

−

~~| Input selector for lut_D1~~

−

|-

−

~~| 8-11~~

−

~~| Input selector for lut_SP~~

−

|-

−

~~| 12-15~~

−

~~| Input selector for lut_FR~~

−

|-

−

~~| 16-19~~

−

~~| Input selector for lut_RB~~

−

|-

−

~~| 20-23~~

−

~~| Input selector for lut_RG~~

−

|-

−

~~| 24-27~~

−

~~| Input selector for lut_RR~~

−

|}

−

~~Input selector~~ values:

{| class="wikitable" border="1"

Line 6,198: Line 6,395:

|-

| 0

−

| ~~N·H~~

+

| Gas density

|-

| 1

−

| ~~V·H~~

+

| Light factor

−

|-

−

~~| 2~~

−

~~| N·V~~

−

|-

−

~~| 3~~

−

~~| L·N~~

−

|-

−

~~| 4~~

−

~~| -L·P (aka Spotlight aka SP)~~

−

|-

−

~~| 5~~

−

~~| cos φ (aka CP)~~

|}

−

=== ~~GPUREG_LIGHTING_LUTINPUT_ABS~~ ===

+

=== GPUREG_GAS_LUT_INDEX ===

{| class="wikitable" border="1"

Line 6,222: Line 6,407:

! Description

|-

−

| 1

+

| 0-15

−

| ~~abs() flag for the input of lut_D0 (0~~=~~enabled,~~ 1~~=disabled)~~

+

| unsigned, Index

+

|}

+

This register is used to set what index to write to with GPUREG_GAS_LUT_DATA''i''.

+

=== GPUREG_GAS_LUT_DATA ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

|-

−

| 5

+

| 0-31

−

~~| abs() flag for the input of lut_D1 (0=enabled, 1=disabled)~~

+

| LUT data

−

|-

−

~~| 9~~

−

~~| abs() flag for the input of lut_SP (0=enabled, 1=disabled)~~

−

|-

−

~~| 13~~

−

~~| abs() flag for the input of lut_FR (~~0~~=enabled, 1=disabled)~~

−

|-

−

| 17

−

~~| abs() flag for the input of lut_RB (0=enabled, 1=disabled)~~

−

|-

−

~~| 21~~

−

~~| abs() flag for the input of lut_RG (0=enabled, 1=disabled)~~

−

|-

−

~~| 25~~

−

~~| abs() flag for the input of lut_RR (0=enabled, 1=disabled)~~

|}

−

~~This register controls whether~~ the ~~absolute~~ value of the ~~input is taken before using a LUT~~.

+

These registers behave as a FIFO queue. Each write to these registers writes the provided value to the gas look-up table, starting at the index selected with GPUREG_GAS_LUT_INDEX.

+

==== Gas Look-Up Table ====

−

~~=== GPUREG_LIGHTING_LUTINPUT_SCALE ===~~

+

16 elements:

+

First 8 elements:

{| class="wikitable" border="1"

! Bits

! Description

|-

−

| 0-3

+

| 0-7

−

| ~~Scaler selector for lut_D0~~

+

| signed, Red

+

|-

+

| 8-15

+

| signed, Green

|-

−

| 4-7

+

| 16-23

−

| ~~Scaler selector for lut_D1~~

+

| signed, Blue

+

|}

+

Last 8 elements:

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

|-

−

| 8-11

+

| 0-7

−

| ~~Scaler selector for lut_SP~~

+

| unsigned, Red

|-

−

| 12-15

+

| 8-15

−

| ~~Scaler selector for lut_FR~~

+

| unsigned, Green

|-

−

| 16-19

+

| 16-23

−

| ~~Scaler selector for lut_RB~~

+

| unsigned, Blue

+

|}

+

=== GPUREG_GAS_DELTAZ_DEPTH ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

|-

−

| 20-23

+

| 0-23

−

| ~~Scaler selector for lut_RG~~

+

| fixed0.16.8, Depth direction attenuation proportion

|-

−

| 24-27

+

| 24-25

−

| ~~Scaler selector for lut_RR~~

+

| unsigned, Depth function

|}

−

~~Scaler selector~~ values:

+

This register is used to configure the gas depth direction attenuation proportion, as well as the gas depth function.

+

Gas depth function values:

{| class="wikitable" border="1"

Line 6,281: Line 6,481:

|-

| 0

−

| 1x

+

| Never

|-

| 1

−

| 2x

+

| Always

|-

| 2

−

| 4x

+

| Greater than/Greater than or equal

|-

| 3

−

| 8x

+

| Less than/Less than or equal/Equal/Not equal

+

|}

+

=== GPUREG_FRAGOP_SHADOW ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

|-

−

| 6

+

| 0-15

−

| 0.~~25x~~

+

| float1.5.10, Sum of penumbra scale and penumbra bias

|-

−

| 7

+

| 16-31

−

| 0.5x

+

| float1.5.10, Penumbra scale with reversed sign

|}

−

This register ~~controls the scaling that~~ is ~~applied~~ to ~~the output of a LUT~~.

+

This register is used to configure shadow properties.

−

==~~= GPUREG_LIGHTING_LUT_INDEX =~~==

+

== Fragment lighting registers ==

−

~~This register controls which LUT and what offset into it the LUT_DATA register writes to.~~

+

=== GPUREG_LIGHT''i''_SPECULAR0 ===

{| class="wikitable" border="1"

Line 6,310: Line 6,517:

|-

| 0-7

−

| ~~Starting entry offset (0...255)~~

+

| unsigned, Blue

|-

−

| 8-10

+

| 10-17

−

| ~~LUT ID (context=0) or Light ID (context=1~~,2)

+

| unsigned, Green

|-

−

| 11-12

+

| 20-27

−

| ~~Context ID~~

+

| unsigned, Red

|}

−

~~LUT ID values:~~

+

These registers contain the specular0 color of the corresponding light. Usually set to material_specular0*lightX_specular0.

+

=== GPUREG_LIGHT''i''_SPECULAR1 ===

+

{| class="wikitable" border="1"

−

! ~~Value~~

+

! Bits

! Description

|-

−

| 0

+

| 0-7

−

| ~~lut_D0~~

+

| unsigned, Blue

|-

−

| 1

+

| 10-17

−

| ~~lut_D1~~

+

| unsigned, Green

|-

−

| 3

+

| 20-27

−

~~| lut_FR~~

+

| unsigned, Red

−

|-

−

~~| 4~~

−

~~| lut_RB~~

−

|-

−

~~| 5~~

−

~~| lut_RG~~

−

|-

−

| 6

−

~~| lut_RR~~

|}

−

~~Context ID values:~~

+

These registers contain the specular1 color of the corresponding light. Usually set to material_specular1*lightX_specular1.

+

=== GPUREG_LIGHT''i''_DIFFUSE ===

{| class="wikitable" border="1"

−

! ~~Value~~

+

! Bits

! Description

|-

−

| 0

+

| 0-7

−

| ~~LUTs common to all lights - writes to the LUT selected by the ID~~

+

| unsigned, Blue

|-

−

| 1

+

| 10-17

−

| ~~lut_SP - writes to the LUT specific to the selected light~~

+

| unsigned, Green

|-

−

| 2

+

| 20-27

−

| ~~lut_DA - writes to the LUT specific to the selected light~~

+

| unsigned, Red

|}

−

~~=== GPUREG_LIGHTING_LUT_DATA ===~~

+

These registers contain the diffuse color of the corresponding light. Usually set to material_diffuse*lightX_diffuse.

−

~~Lighting LUT data is written here.~~

+

=== GPUREG_LIGHT''i''_AMBIENT ===

−

~~A LUT contains data for the input domain [-1.0, 1.0], which is indexed using a signed 8-bit number [-128, 127]. Therefore a LUT contains 256 entries. The index of a value is (int)(x/127.0f) & 0xFF.~~

−

~~lut_DA: The input domain is [0.0, 1.0], and the index is an unsigned 8-bit number [0, 255] instead.~~

−

~~Format of an entry:~~

−

~~{| class~~=~~"wikitable" border~~=~~"1"~~

−

~~! Bits~~

−

~~! Description~~

−

|-

−

~~| 0-11~~

−

~~| Entry value (12bit fractional number; floatval~~ = ~~x / 4096; however 0xFFF is treated as 1.0)~~

−

|-

−

~~| 12-22~~

−

~~| Absolute value of the difference between the next entry and this entry, used to implement linear interpolation (11bit fractional number; floatval = x / 2048; however 0x7FF is treated as 1.0)~~

−

|-

−

~~| 23~~

−

~~| Sign bit of the difference (0=positive, 1=negative)~~

−

|}

−

~~=== GPUREG_LIGHTING_AMBIENT~~ ===

{| class="wikitable" border="1"

Line 6,391: Line 6,572:

|-

| 0-7

−

| Blue ~~component (0..255)~~

+

| unsigned, Blue

|-

| 10-17

−

| Green ~~component (0..255)~~

+

| unsigned, Green

|-

| 20-27

−

| Red ~~component (0..255)~~

+

| unsigned, Red

|}

−

~~This register contains~~ the ~~initial value~~ of the ~~fragment primary color before the partial colors that correspond to each enabled~~ light ~~are added~~. Usually set to ~~material_emission +~~ material_ambient*~~scene_ambient~~.

+

These registers contain the ambient color of the corresponding light. Usually set to material_ambient*lightX_ambient.

−

=== ~~GPUREG_LIGHTx_CONFIG ===~~

+

=== GPUREG_LIGHT''i''_XY ===

−

~~{| class="wikitable" border="1"~~

−

~~! Bits~~

−

~~! Description~~

−

|-

−

~~| 0~~

−

~~| Light type (0 = positional light, 1 = directional light)~~

−

|-

−

~~| 1~~

−

~~| Two side diffuse (0=disable, 1=enable)~~

−

|-

−

~~| 2~~

−

~~| Geometric factor 0 (0=disable, 1=enable)~~

−

|-

−

~~| 3~~

−

~~| Geometric factor 1 (0=disable, 1=enable)~~

−

|}

−

~~=== GPUREG_LIGHTx_XY~~ ===

{| class="wikitable" border="1"

Line 6,428: Line 6,590:

|-

| 0-15

−

| ~~X coordinate (float16 = 1~~.5.10)

+

| float1.5.10, X coordinate

|-

| 16-31

−

| ~~Y coordinate (float16 = 1~~.5.10)

+

| float1.5.10, Y coordinate

|}

−

These registers (along with _Z) represent the light position (for a positional light) or the light direction vector (for a directional light) of the corresponding light.

+

These registers (along with GPUREG_LIGHT''i''_Z) represent the light position (for a positional light) or the light direction vector (for a directional light) of the corresponding light.

−

=== ~~GPUREG_LIGHTx_Z~~ ===

+

=== GPUREG_LIGHT''i''_Z ===

{| class="wikitable" border="1"

Line 6,443: Line 6,605:

|-

| 0-15

−

| ~~Z coordinate (float16 = 1~~.5.10)

+

| float1.5.10, Z coordinate

|}

−

These registers (along with _XY) represent the light position (for a positional light) or the light direction vector (for a directional light) of the corresponding light.

+

These registers (along with GPUREG_LIGHT''i''_XY) represent the light position (for a positional light) or the light direction vector (for a directional light) of the corresponding light.

−

=== ~~GPUREG_LIGHTx_SPOTDIR_XY~~ ===

+

=== GPUREG_LIGHT''i''_SPOTDIR_XY ===

{| class="wikitable" border="1"

Line 6,455: Line 6,617:

|-

| 0-12

−

| X coordinate (~~2.11 signed fixed point) (Usually the input value is~~ negated)

+

| fixed1.1.11, X coordinate (negated)

|-

| 16-28

−

| Y coordinate (~~2.11 signed fixed point) (Usually the input value is~~ negated)

+

| fixed1.1.11, Y coordinate (negated)

|}

−

These registers (along with _Z) represent the spot direction (unitary) vector of the corresponding light.

+

These registers (along with GPUREG_LIGHT''i''_SPOTDIR_Z) represent the spot direction (unitary) vector of the corresponding light.

−

=== ~~GPUREG_LIGHTx_SPOTDIR_Z~~ ===

+

=== GPUREG_LIGHT''i''_SPOTDIR_Z ===

{| class="wikitable" border="1"

Line 6,470: Line 6,632:

|-

| 0-12

−

| Z coordinate (~~2.11 signed fixed point) (Usually the input value is~~ negated)

+

| fixed1.1.11, Z coordinate (negated)

|}

−

These registers (along with ~~_XY~~) represent the spot direction (unitary) vector of the corresponding light.

+

These registers (along with GPUREG_LIGHT''i''_SPOTDIR_XY) represent the spot direction (unitary) vector of the corresponding light.

−

=== ~~GPUREG_LIGHTx_ATTENUATION_BIAS ===~~

+

=== GPUREG_LIGHT''i''_CONFIG ===

−

~~These registers contain the distance attenuation bias value (float20 = 1.7.12) of the corresponding light. The attenuation factor is lut_DA(clip(bias + scale*distance, 0.0, 1.0)).~~

−

~~=== GPUREG_LIGHTx_ATTENUATION_SCALE ===~~

−

~~These registers contain the distance attenuation scale value (float20 = 1.7.12) of the corresponding light. The attenuation factor is lut_DA(clip(bias + scale*distance, 0.0, 1.0)).~~

−

~~=== GPUREG_LIGHTx_AMBIENT ===~~

−

~~These registers contain the ambient color (same format as GPUREG_LIGHTING_AMBIENT) of the corresponding light. Usually set to material_ambient*lightX_ambient.~~

−

~~=== GPUREG_LIGHTx_DIFFUSE ===~~

−

~~These registers contain the diffuse color (same format as GPUREG_LIGHTING_AMBIENT) of the corresponding light. Usually set to material_diffuse*lightX_diffuse.~~

−

~~=== GPUREG_LIGHTx_SPECULAR0 ===~~

−

~~These registers contain the specular0 color (same format as GPUREG_LIGHTING_AMBIENT) of the corresponding light. Usually set to material_specular0*lightX_specular0.~~

−

~~=== GPUREG_LIGHTx_SPECULAR1 ===~~

−

~~These registers contain the specular1 color (same format as GPUREG_LIGHTING_AMBIENT) of the corresponding light. Usually set to material_specular1*lightX_specular1.~~

−

~~== Geometry pipeline registers ==~~

−

~~=== GPUREG_GEOSTAGE_CONFIG~~ ===

{| class="wikitable" border="1"

Line 6,507: Line 6,643:

! Description

|-

−

| 0-7

+

| 0

−

| ~~Geometry stage mode.~~ (0=~~Vertex shader only~~, 2=~~Vertex shader + geometry shader~~)

+

| unsigned, Light type (0 = positional light, 1 = directional light)

|-

−

| 8

+

| 1

−

| ~~Unknown. Seems to skip every other triangle when used with indexed rendering and without geoshaders. Has no effect with non-indexed rendering without geoshaders. '''If this is~~ 0, ~~you don't need to use GPU_UNKPRIM with DrawElements.'''~~

+

| unsigned, Two side diffuse (0 = one side, 1 = both sides)

|-

−

| ~~9-15~~

+

| 2

−

| ~~No effect.~~

+

| unsigned, Use geometric factor 0 (0 = don't use, 1 = use)

|-

−

| ~~16-23~~

+

| 3

−

| ~~Unknown.~~

+

| unsigned, Use geometric factor 1 (0 = don't use, 1 = use)

−

|-

−

~~| 24-31~~

−

~~| Unknown. Often set to~~ 0.

|}

−

This register configures ~~the geometry stage of the GPU pipeline~~.

+

This register configures a light's properties.

−

=== ~~GPUREG_FIXEDATTRIB_INDEX~~ ===

+

=== GPUREG_LIGHT''i''_ATTENUATION_BIAS ===

−

~~See [[GPU/Fixed Vertex Attributes]] and [[GPU/Immediate-Mode Vertex Submission]] for usage info.~~

{| class="wikitable" border="1"

Line 6,533: Line 6,664:

! Description

|-

−

| 0-31

+

| 0-19

−

| ~~Sets the active fixed attribute index~~. ~~This is the fixed attribute which will be set when writing to [[#GPUREG_FIXEDATTRIB_DATA|GPUREG_FIXEDATTRIB_DATA]]. Valid values are 0-11~~. ~~If the special value 0xF is written here, this sets up immediate-mode vertex submission instead~~, ~~and writes to the data register will input vertex data directly into the pipeline.~~

+

| float1.7.12, Distance attenuation bias

|}

−

~~=== GPUREG_FIXEDATTRIB_DATA ===~~

+

These registers contain the distance attenuation bias value of the corresponding light. The attenuation factor is DA(clip(bias + scale*distance, 0.0, 1.0)).

−

~~Accepts a packed 4-tuple~~ of ~~float24 values (in~~ the ~~same format used for [[#GPUREG_VSH_FLOATUNIFORM_DATA|specifying shader uniforms]])~~. ~~This~~ is ~~stored as the fixed attribute value for the attribute currently specified in the index register~~. ~~Attributes are always specified as a 4-tuple of floats~~, ~~regardless of the format configured in [[#GPUREG_ATTRIBBUFFERS_FORMAT_HIGH|GPUREG_ATTRIBBUFFERS_FORMAT_HIGH]]~~.

−

~~If immediate-mode vertex submission is enabled (by writing 0xF to the index register~~) ~~then vertex data is input here directly. The index register does not need to be re-set after each write~~.

−

=== ~~GPUREG_RESTART_PRIMITIVE~~ ===

+

=== GPUREG_LIGHT''i''_ATTENUATION_SCALE ===

{| class="wikitable" border="1"

Line 6,549: Line 6,676:

! Description

|-

−

| 0-7

+

| 0-19

−

| ~~Writing 0x01 to this field ends the current triangle strip or fan~~. ~~This is necessary before using these kinds of primitives with [[GPU:Immediate-Mode Vertex Submission|immediate-mode]]~~, ~~but most games seem to write to it before every draw call.~~

+

| float1.7.12, Distance attenuation scale

|}

−

~~== Geometry shader~~ registers ==

+

These registers contain the distance attenuation scale value of the corresponding light. The attenuation factor is DA(clip(bias + scale*distance, 0.0, 1.0)).

−

=== ~~GPUREG_GSH_BOOLUNIFORM~~ ===

+

=== GPUREG_LIGHTING_AMBIENT ===

{| class="wikitable" border="1"

Line 6,561: Line 6,688:

! Description

|-

−

| 0

+

| 0-7

−

| ~~Value of geometry shader unit's b0 boolean register. (0=true~~, ~~1=false)~~

+

| unsigned, Blue

|-

−

| 1

+

| 10-17

−

| ~~Value of geometry shader unit's b1 boolean register. (0=true~~, ~~1=false)~~

+

| unsigned, Green

|-

−

| 2

+

| 20-27

−

~~| Value of geometry shader unit's b2 boolean register. (0=true, 1=false)~~

+

| unsigned, Red

−

|-

−

~~| 3~~

−

~~| Value of geometry shader unit's b3 boolean register. (0=true, 1=false)~~

−

|-

−

~~| 4~~

−

~~| Value of geometry shader unit's b4 boolean register. (0=true, 1=false)~~

−

|-

−

~~| 5~~

−

~~| Value of geometry shader unit's b5 boolean register. (0=true, 1=false)~~

−

|-

−

~~| 6~~

−

~~| Value of geometry shader unit's b6 boolean register. (0=true, 1=false)~~

−

|-

−

~~| 7~~

−

~~| Value of geometry shader unit's b7 boolean register. (0=true, 1=false)~~

−

|-

−

~~| 8~~

−

~~| Value of geometry shader unit's b8 boolean register. (0=true, 1=false)~~

−

|-

−

~~| 9~~

−

~~| Value of geometry shader unit's b9 boolean register. (0=true, 1=false)~~

−

|-

−

~~| 10~~

−

~~| Value of geometry shader unit's b10 boolean register. (0=true, 1=false)~~

−

|-

−

~~| 11~~

−

~~| Value of geometry shader unit's b11 boolean register. (0=true, 1=false)~~

−

|-

−

~~| 12~~

−

~~| Value of geometry shader unit's b12 boolean register. (0=true, 1=false)~~

−

|-

−

~~| 13~~

−

~~| Value of geometry shader unit's b13 boolean register. (0=true, 1=false)~~

−

|-

−

~~| 14~~

−

~~| Value of geometry shader unit's b14 boolean register. (0=true, 1=false)~~

−

|-

−

~~| 15~~

−

~~| Value of geometry shader unit's b15 boolean register. (0=true, 1=false)~~

−

|-

−

~~| 16~~-31

−

| ~~Unknown. This seems to always be set to 0x7FFF~~, ~~and other values may cause the GPU to hang~~

|}

−

This register ~~is used~~ to set ~~the geometry shader unit's boolean registers~~.

+

This register contains the initial value of the fragment primary color before the partial colors that correspond to each enabled light are added. Usually set to material_emission + material_ambient*scene_ambient.

−

=== ~~GPUREG_GSH_INTUNIFORM_I0~~ ===

+

=== GPUREG_LIGHTING_NUM_LIGHTS ===

{| class="wikitable" border="1"

Line 6,621: Line 6,706:

! Description

|-

−

| 0-7

+

| 0-2

−

| ~~Value for geometry shader's i0.x (u8~~, 0-~~255)~~

+

| unsigned, Number of active lights - 1

−

|-

−

~~| 8-15~~

−

~~| Value for geometry shader's i0.y (u8, 0-255)~~

−

|-

−

~~| 16-23~~

−

~~| Value for geometry shader's i0.z (u8, 0-255)~~

−

|-

−

~~| 24-31~~

−

~~| Value for geometry shader's i0.w (u8, 0-255)~~

|}

−

This register ~~is used to set~~ the ~~geometry shader's i0 integer register~~.

+

This register configures the number of active lights.

−

=== ~~GPUREG_GSH_INTUNIFORM_I1~~ ===

+

=== GPUREG_LIGHTING_CONFIG0 ===

{| class="wikitable" border="1"

Line 6,642: Line 6,718:

! Description

|-

−

| 0-7

+

| 0

−

| ~~Value for geometry shader's i1.x~~ (u8, ~~0-255~~)

+

| unsigned, Shadow factor enabled (0 = disabled, 1 = enabled) (usually accompanied by bit 16, 17, or 18)

|-

−

| 8-15

+

| 2-3

−

| ~~Value for geometry shader~~'~~s i1.y~~ (u8, 0-~~255~~)

+

| unsigned, Fresnel selector

+

|-

+

| 4-7

+

| unsigned, Light environment configuration

+

|-

+

| 8-11

+

| 0x4

+

|-

+

| 16

+

| unsigned, Apply shadow attenuation to primary color (0 = don't apply, 1 = apply)

+

|-

+

| 17

+

| unsigned, Apply shadow attenuation to secondary color (0 = don't apply, 1 = apply)

+

|-

+

| 18

+

| unsigned, Invert shadow attenuation (0 = don't invert, 1 = invert)

+

|-

+

| 19

+

| unsigned, Apply shadow attenuation to alpha component (0 = don't apply, 1 = apply)

|-

−

| 16-23

+

| 22-23

−

| ~~Value for geometry shader's i1.z (u8~~, ~~0-255)~~

+

| unsigned, Bump map texture unit

|-

−

| 24-31

+

| 24-25

−

| ~~Value for geometry shader's i1.w (u8~~, ~~0-255)~~

+

| unsigned, Shadow map texture unit

−

|}

−

~~This register is used to set the geometry shader's i1 integer register.~~

−

~~=== GPUREG_GSH_INTUNIFORM_I2 ===~~

−

~~{| class="wikitable" border="1"~~

−

~~! Bits~~

−

~~! Description~~

|-

−

| ~~0-7~~

+

| 27

−

| ~~Value for geometry shader's i2.x~~ (u8, ~~0-255~~)

+

| unsigned, Clamp highlights (0 = disabled, 1 = enabled)

|-

−

| 8-15

+

| 28-29

−

| ~~Value for geometry shader's i2.y (u8~~, ~~0-255)~~

+

| unsigned, Bump mode

|-

−

| ~~16-23~~

+

| 30

−

| ~~Value for geometry shader's i2.z~~ (u8, 0~~-255~~)

+

| unsigned, Recalculate bump vectors (0 = enabled, 1 = disabled) (usually set to 1 when bump mode is not 0)

|-

−

| ~~24-~~31

+

| 31

−

| ~~Value for geometry shader's i2.w (u8, 0-255)~~

+

| 0x1

|}

−

This register ~~is used to set~~ the ~~geometry shader's i2 integer register~~.

+

This register configures the light environment.

−

~~=== GPUREG_GSH_INTUNIFORM_I3 ===~~

+

Fresnel selector values:

{| class="wikitable" border="1"

−

! ~~Bits~~

+

! Value

! Description

|-

−

| 0-7

+

| 0

−

| ~~Value for geometry shader's i3.x (u8, 0-255)~~

+

| None

|-

−

| ~~8-15~~

+

| 1

−

| ~~Value for geometry shader's i3.y (u8, 0-255)~~

+

| Primary alpha

|-

−

| ~~16-23~~

+

| 2

−

| ~~Value for geometry shader's i3.z (u8, 0-255)~~

+

| Secondary alpha

|-

−

| ~~24-31~~

+

| 3

−

| ~~Value for geometry shader's i3.w (u8, 0-255)~~

+

| Primary and secondary alpha

|}

−

~~This register~~ is used ~~to set~~ the ~~geometry shader's i3 integer register~~.

+

The light environment configuration controls which LUTs are available for use. If a LUT is not available in the selected configuration, its value will always read a constant 1.0 regardless of the enable state in GPUREG_LIGHTING_CONFIG1. If RR is enabled but not RG or RB, the output of RR is used for the three components; Red, Green and Blue.

−

~~=== GPUREG_GSH_INPUTBUFFER_CONFIG ===~~

+

Light environment configuration values:

{| class="wikitable" border="1"

−

! ~~Bits~~

+

! Value

! Description

+

! Available LUTs

|-

−

| 0-7

+

| 0

−

| ~~Input buffer stride minus 1~~, ~~in float vec4 registers. (value 0 means a stride of 1 float vec4 register)~~

+

| Configuration 0

+

| D0, RR, SP, DA

|-

−

| ~~8-23~~

+

| 1

−

| ~~Unknown. These bits typically aren't updated by games.~~

+

| Configuration 1

+

| FR, RR, SP, DA

|-

−

| 24-31

+

| 2

−

| ~~Unknown. This is typically set to~~ 8 ~~for geometry shaders.~~

+

| Configuration 2

+

| D0, D1, RR, DA

+

|-

+

| 3

+

| Configuration 3

+

| D0, D1, FR, DA

+

|-

+

| 4

+

| Configuration 4

+

| All except for FR

+

|-

+

| 5

+

| Configuration 5

+

| All except for D1

+

|-

+

| 6

+

| Configuration 6

+

| All except for RB and RG

+

|-

+

| 8

+

| Configuration 7

+

| All

|}

−

This register is used to configure the geometry shader's input buffer. In the context of a geometry shader, the stride parameter can be interpreted as the input primitive size in registers, though it is not a limit on the number of input registers which can be accessed from the geometry shader.

+

Bump mode values:

−

~~=== GPUREG_GSH_ENTRYPOINT ===~~

{| class="wikitable" border="1"

−

! ~~Bits~~

+

! Value

! Description

|-

−

| 0-15

+

| 0

−

| ~~Geometry shader unit entrypoint, in words.~~

+

| Not used

+

|-

+

| 1

+

| Use as bump map

|-

−

| ~~16-31~~

+

| 2

−

| ~~Unknown. This seems to always be set to 0x7FFF, and other values may cause the GPU to hang~~

+

| Use as tangent map

|}

−

This sets the entrypoint for the program running on the single shader unit which can be dedicated to running geometry shaders, regardless of the current geometry stage mode. This is means that while this register is normally used to set the geometry shader entrypoint, it can also be used to set this single shader unit to run from a different entrypoint than the other three even when running a vertex shader.

+

=== GPUREG_LIGHTING_CONFIG1 ===

−

=== ~~GPUREG_GSH_ATTRIBUTES_PERMUTATION_LOW~~ ===

{| class="wikitable" border="1"

Line 6,739: Line 6,846:

! Description

|-

−

| 0-3

+

| 0

−

| ~~Index of geometry shader input register which the 1st attribute will be stored in.~~

+

| unsigned, Fragment light source 0 shadows disabled (0 = enabled, 1 = disabled)

|-

−

| ~~4-7~~

+

| 1

−

| ~~Index of geometry shader input register which the 2nd attribute will be stored in.~~

+

| unsigned, Fragment light source 1 shadows disabled (0 = enabled, 1 = disabled)

|-

−

| ~~8-11~~

+

| 2

−

| ~~Index of geometry shader input register which the 3rd attribute will be stored in.~~

+

| unsigned, Fragment light source 2 shadows disabled (0 = enabled, 1 = disabled)

|-

−

| ~~12-15~~

+

| 3

−

| ~~Index of geometry shader input register which the 4th attribute will be stored in.~~

+

| unsigned, Fragment light source 3 shadows disabled (0 = enabled, 1 = disabled)

|-

−

| ~~16-19~~

+

| 4

−

| ~~Index of geometry shader input register which the 5th attribute will be stored in.~~

+

| unsigned, Fragment light source 4 shadows disabled (0 = enabled, 1 = disabled)

|-

−

| ~~20-23~~

+

| 5

−

| ~~Index of geometry shader input register which the 6th attribute will be stored in.~~

+

| unsigned, Fragment light source 5 shadows disabled (0 = enabled, 1 = disabled)

|-

−

| ~~24-27~~

+

| 6

−

| ~~Index of geometry shader input register which the 7th attribute will be stored in.~~

+

| unsigned, Fragment light source 6 shadows disabled (0 = enabled, 1 = disabled)

|-

−

| ~~28-31~~

+

| 7

−

| ~~Index of geometry shader input register which the 8th attribute will be stored in.~~

+

| unsigned, Fragment light source 7 shadows disabled (0 = enabled, 1 = disabled)

−

|}

−

~~This register sets the geometry shader input register index which will correspond to each attribute contained by the input buffer~~ (~~which in the case of geometry shaders is the vertex shader output buffer) for the first 8 attributes.~~

−

~~For example, having bits~~ 0~~-3 set to 5 means that~~, ~~in the geometry shader program, v5 will contain the input buffer's 1st attribute.~~

−

=~~== GPUREG_GSH_ATTRIBUTES_PERMUTATION_HIGH ===~~

−

~~{| class="wikitable" border="1"~~

−

~~! Bits~~

−

~~! Description~~

|-

−

| ~~0-3~~

+

| 8

−

| ~~Index of geometry shader input register which the 9th attribute will be stored in.~~

+

| unsigned, Fragment light source 0 spot light disabled (0 = enabled, 1 = disabled)

|-

−

| ~~4-7~~

+

| 9

−

| ~~Index of geometry shader input register which the 10th attribute will be stored in.~~

+

| unsigned, Fragment light source 1 spot light disabled (0 = enabled, 1 = disabled)

|-

−

| ~~8-11~~

+

| 10

−

| ~~Index of geometry shader input register which the 11th attribute will be stored in.~~

+

| unsigned, Fragment light source 2 spot light disabled (0 = enabled, 1 = disabled)

|-

−

| 12-15

+

| 11

−

| ~~Index of geometry shader input register which the 12th attribute will be stored in.~~

+

| unsigned, Fragment light source 3 spot light disabled (0 = enabled, 1 = disabled)

+

|-

+

| 12

+

| unsigned, Fragment light source 4 spot light disabled (0 = enabled, 1 = disabled)

+

|-

+

| 13

+

| unsigned, Fragment light source 5 spot light disabled (0 = enabled, 1 = disabled)

+

|-

+

| 14

+

| unsigned, Fragment light source 6 spot light disabled (0 = enabled, 1 = disabled)

+

|-

+

| 15

+

| unsigned, Fragment light source 7 spot light disabled (0 = enabled, 1 = disabled)

+

|-

+

| 16

+

| unsigned, Term 0 distribution component D0 LUT disabled (0 = enabled, 1 = disabled)

+

|-

+

| 17

+

| unsigned, Term 1 distribution component D1 LUT disabled (0 = enabled, 1 = disabled)

+

|-

+

| 18

+

| 0x1

+

|-

+

| 19

+

| unsigned, Fresnel FR LUT disabled (0 = enabled, 1 = disabled)

|-

−

| ~~16-19~~

+

| 20

−

| ~~Index of geometry shader input register which the 13th attribute will be stored in.~~

+

| unsigned, Term 1 reflection component RB LUT disabled (0 = enabled, 1 = disabled)

|-

−

| ~~20-23~~

+

| 21

−

| ~~Index of geometry shader input register which the 14th attribute will be stored in.~~

+

| unsigned, Term 1 reflection component RG LUT disabled (0 = enabled, 1 = disabled)

|-

−

| ~~24-27~~

+

| 22

−

| ~~Index of geometry shader input register which the 15th attribute will be stored in.~~

+

| unsigned, Term 1 reflection component RR LUT disabled (0 = enabled, 1 = disabled)

|-

−

| ~~28-31~~

+

| 24

−

| ~~Index of geometry shader input register which the 16th attribute will be stored in.~~

+

| unsigned, Fragment light source 0 distance attenuation disabled (0 = enabled, 1 = disabled)

−

|}

−

~~This register sets the geometry shader input register index which will correspond to each attribute contained by the input buffer~~ (~~which in the case of geometry shaders is the vertex shader output buffer) for attributes 8 through 15.~~

−

~~For example, having bits~~ 0~~-3 set to 5 means that~~, ~~in the geometry shader program, v5 will contain the input buffer's 9th attribute.~~

−

=~~== GPUREG_GSH_OUTMAP_MASK ===~~

−

~~{| class="wikitable" border="1"~~

−

~~! Bits~~

−

~~! Description~~

|-

−

| 0

+

| 25

−

| ~~Enable bit for geometry shader's o0 output register.~~ (1 = o0 enabled, 0 = o0 disabled)

+

| unsigned, Fragment light source 1 distance attenuation disabled (0 = enabled, 1 = disabled)

|-

−

| 1

+

| 26

−

| ~~Enable bit for geometry shader's o1 output register.~~ (1 = o1 enabled, 0 = o1 disabled)

+

| unsigned, Fragment light source 2 distance attenuation disabled (0 = enabled, 1 = disabled)

|-

−

| 2

+

| 27

−

| ~~Enable bit for geometry shader's o2 output register.~~ (1 = o2 enabled, 0 = o2 disabled)

+

| unsigned, Fragment light source 3 distance attenuation disabled (0 = enabled, 1 = disabled)

|-

−

| 3

+

| 28

−

| ~~Enable bit for geometry shader's o3 output register.~~ (1 = o3 enabled, 0 = o3 disabled)

+

| unsigned, Fragment light source 4 distance attenuation disabled (0 = enabled, 1 = disabled)

|-

−

| 4

+

| 29

−

| ~~Enable bit for geometry shader's o4 output register.~~ (1 = o4 enabled, 0 = o4 disabled)

+

| unsigned, Fragment light source 5 distance attenuation disabled (0 = enabled, 1 = disabled)

|-

−

| 5

+

| 30

−

| ~~Enable bit for geometry shader's o5 output register.~~ (1 = o5 enabled, 0 = o5 disabled)

+

| unsigned, Fragment light source 6 distance attenuation disabled (0 = enabled, 1 = disabled)

|-

−

| 6

+

| 31

−

| ~~Enable bit for geometry shader's o6 output register.~~ (1 = o6 enabled, 0 = o6 disabled)

+

| unsigned, Fragment light source 7 distance attenuation disabled (0 = enabled, 1 = disabled)

|}

−

This register ~~toggles~~ the ~~geometry shader unit's output registers~~.

+

This register is used to disable various aspects of the light environment.

−

=== ~~GPUREG_GSH_CODETRANSFER_END~~ ===

+

=== GPUREG_LIGHTING_LUT_INDEX ===

{| class="wikitable" border="1"

Line 6,837: Line 6,948:

! Description

|-

−

| 0

+

| 0-7

−

| ~~Code data transfer end signal bit.~~

+

| unsigned, Starting index

+

|-

+

| 8-12

+

| unsigned, Look-up table

|}

−

This register'~~s value should be set to 1 in order~~ to ~~finalize the transfer of geometry shader code. It is unknown whether this register is used for other functions~~.

+

This register controls which LUT and what offset into it the GPUREG_LIGHTING_LUT_DATA''i'' register writes to.

−

~~=== GPUREG_GSH_FLOATUNIFORM_CONFIG ===~~

+

Lookup table values:

{| class="wikitable" border="1"

−

! ~~Bits~~

+

! Value

! Description

|-

−

| 0-6

+

| 0

−

| ~~Target float vec4 geometry shader uniform ID for transfer. (range 0-95, where 0 = c0 and 95 = c95)~~

+

| D0

+

|-

+

| 1

+

| D1

+

|-

+

| 3

+

| FR

+

|-

+

| 4

+

| RB

+

|-

+

| 5

+

| RG

+

|-

+

| 6

+

| RR

|-

−

| 31

+

| 8-15

−

| ~~Float vec4 geometry shader uniform data transfer mode. (0 = float24, 1 = float32)~~

+

| SP0-7

+

|-

+

| 16-23

+

| DA0-7

|}

−

This register sets the target float vec4 geometry shader uniform ID and transfer mode for the data transfer system. As such it is typically used right before [[#GPUREG_GSH_FLOATUNIFORM_DATA|GPUREG_GSH_FLOATUNIFORM_DATA]], though writing to one register does not make writing to the other mandatory.

+

=== GPUREG_LIGHTING_ENABLE1 ===

−

=== ~~GPUREG_GSH_FLOATUNIFORM_DATA~~ ===

{| class="wikitable" border="1"

Line 6,864: Line 6,994:

! Description

|-

−

| 0~~-31~~

+

| 0

−

| ~~Float vec4 geometry shader uniform data.~~ (~~format depends on transfer mode~~, ~~see below for details~~)

+

| unsigned, Disabled (0 = enabled, 1 = disabled)

|}

−

This register is ~~used to~~ set ~~the value of float vec4 geometry shader uniform registers. The data format which should be written~~ to ~~it depends on the transfer mode set with [[#GPUREG_GSH_FLOATUNIFORM_CONFIG|GPUREG_GSH_FLOATUNIFORM_CONFIG]]. This register functions as a FIFO queue : after each time a uniform register~~ is ~~successfully set~~, ~~the target uniform ID value~~ is ~~incremented, meaning that groups of uniforms with contiguous register IDs can be set with only one initial write to [[#GPUREG_GSH_FLOATUNIFORM_CONFIG|GPUREG_GSH_FLOATUNIFORM_CONFIG]]~~.

+

This register is set to 1 when fragment lighting is disabled, and to 0 when it is enabled.

−

* In the case of float24 transfer mode, data should be sent by writing three words which are the concatenation of the float24 value of the uniform register's 4 components, in the reverse order. Assuming each letter corresponds to 4 bits, the format becomes :

+

=== GPUREG_LIGHTING_LUT_DATA''i'' ===

−

** first word : ZZWWWWWW

−

** second word : YYYYZZZZ

−

** third word : XXXXXXYY

−

* In the case of float32 transfer mode, data should be sent by writing four words which are each the float32 value of the uniform register's 4 components, in the reverse order.

−

=== ~~GPUREG_GSH_CODETRANSFER_CONFIG~~ ===

{| class="wikitable" border="1"

Line 6,882: Line 7,006:

! Description

|-

−

| 0-11

+

| 0-23

−

| ~~Target geometry shader code offset for~~ data ~~transfer.~~

+

| LUT data

|}

−

~~This register~~ is ~~used to set the offset at which upcoming geometry shader code data transferred through [[#GPUREG_GSH_CODETRANSFER_DATA|GPUREG_GSH_CODETRANSFER_DATA]] should be~~ written.

+

Lighting LUT data is written here.

−

~~NOTE : as we do not yet know what~~ a ~~shader program's maximum size is yet~~, ~~we also do not know how many bits the code offset parameter holds~~. ~~The biggest shader binary observed so far was 2422 instructions long~~. The ~~[[Shader_Instruction_Set#Instruction_formats|shader control flow instructions]] only have room to address 12 bits though, so it's likely that the maximum~~ is ~~4095~~.

+

A LUT contains data for the input domain [-1.0, 1.0], which is indexed using a signed 8-bit number [-128, 127]. Therefore a LUT contains 256 entries. The index of a value is (int)(x/127.0f) & 0xFF.

−

~~=== GPUREG_GSH_CODETRANSFER_DATA ===~~

+

DA: The input domain is [0.0, 1.0], and the index is an unsigned 8-bit number [0, 255] instead.

+

Format of an entry:

{| class="wikitable" border="1"

Line 6,896: Line 7,022:

! Description

|-

−

| 0-31

+

| 0-11

−

| ~~Geometry shader instruction data~~.

+

| fixed0.0.12, Entry value

+

|-

+

| 12-23

+

| fixed1.0.11, Absolute value of the difference between the next entry and this entry, used to implement linear interpolation

|}

−

This register is used to transfer geometry shader code data. This register behaves as a FIFO queue : each write to this register writes the provided value to the GPU geometry shader code memory bank at the offset initially set by [[#GPUREG_GSH_CODETRANSFER_CONFIG|GPUREG_GSH_CODETRANSFER_CONFIG]]. The offset in question is incremented after each write to this register.

+

=== GPUREG_LIGHTING_LUTINPUT_ABS ===

−

=== ~~GPUREG_GSH_OPDESCS_CONFIG~~ ===

{| class="wikitable" border="1"

Line 6,908: Line 7,035:

! Description

|-

−

| 0-6

+

| 1

−

| ~~Target geometry shader operand descriptor offset~~ for ~~data transfer.~~

+

| unsigned, abs() flag for the input of D0 (0 = enabled, 1 = disabled)

+

|-

+

| 5

+

| unsigned, abs() flag for the input of D1 (0 = enabled, 1 = disabled)

+

|-

+

| 9

+

| unsigned, abs() flag for the input of SP (0 = enabled, 1 = disabled)

+

|-

+

| 13

+

| unsigned, abs() flag for the input of FR (0 = enabled, 1 = disabled)

+

|-

+

| 17

+

| unsigned, abs() flag for the input of RB (0 = enabled, 1 = disabled)

+

|-

+

| 21

+

| unsigned, abs() flag for the input of RG (0 = enabled, 1 = disabled)

+

|-

+

| 25

+

| unsigned, abs() flag for the input of RR (0 = enabled, 1 = disabled)

|}

−

This register is ~~used to set the offset at which upcoming geometry shader operand descriptor data transferred through [[#GPUREG_GSH_OPDESCS_DATA|GPUREG_GSH_OPDESCS_DATA]] should be written~~.

+

This register controls whether the absolute value of the input is taken before using a LUT.

−

=== ~~GPUREG_GSH_OPDESCS_DATA~~ ===

+

=== GPUREG_LIGHTING_LUTINPUT_SELECT ===

{| class="wikitable" border="1"

Line 6,920: Line 7,065:

! Description

|-

−

| 0-31

+

| 0-2

−

| ~~Geometry shader operand descriptor data.~~

+

| unsigned, Input selector for D0

+

|-

+

| 4-6

+

| unsigned, Input selector for D1

+

|-

+

| 8-10

+

| unsigned, Input selector for SP

+

|-

+

| 12-14

+

| unsigned, Input selector for FR

+

|-

+

| 16-18

+

| unsigned, Input selector for RB

+

|-

+

| 20-22

+

| unsigned, Input selector for RG

+

|-

+

| 24-26

+

| unsigned, Input selector for RR

|}

−

This register ~~is used to transfer geometry shader operand descriptor data. This register behaves as a FIFO queue : each write to this register writes~~ the provided value to the GPU geometry shader operand descriptor memory bank at the offset initially set by [[#GPUREG_GSH_OPDESCS_CONFIG|GPUREG_GSH_OPDESCS_CONFIG]]. The offset in question is incremented after each write to this register.

+

This register selects the input from LUTs.

−

~~== Vertex shader registers ==~~

+

Input selector values:

−

~~=== GPUREG_VSH_BOOLUNIFORM ===~~

{| class="wikitable" border="1"

−

! ~~Bits~~

+

! Value

! Description

|-

| 0

−

| ~~Value of vertex shader unit's b0 boolean register. (0=true, 1=false)~~

+

| N·H

|-

| 1

−

| ~~Value of vertex shader unit's b1 boolean register. (0=true, 1=false)~~

+

| V·H

|-

| 2

−

| ~~Value of vertex shader unit's b2 boolean register. (0=true, 1=false)~~

+

| N·V

|-

| 3

−

| ~~Value of vertex shader unit's b3 boolean register. (0=true, 1=false)~~

+

| L·N

|-

| 4

−

| ~~Value of vertex shader unit's b4 boolean register.~~ (~~0=true, 1=false~~)

+

| -L·P (aka Spotlight aka SP)

|-

| 5

−

| ~~Value of vertex shader unit's b5 boolean register.~~ (~~0=true, 1=false~~)

+

| cos φ (aka CP)

−

|-

−

~~| 6~~

−

~~| Value of vertex shader unit's b6 boolean register. (0=true, 1=false)~~

−

|-

−

~~| 7~~

−

~~| Value of vertex shader unit's b7 boolean register. (0=true, 1=false)~~

−

|-

−

~~| 8~~

−

~~| Value of vertex shader unit's b8 boolean register. (0=true, 1=false)~~

−

|-

−

~~| 9~~

−

~~| Value of vertex shader unit's b9 boolean register. (0=true, 1=false)~~

−

|-

−

~~| 10~~

−

~~| Value of vertex shader unit's b10 boolean register. (0=true, 1=false)~~

−

|-

−

~~| 11~~

−

~~| Value of vertex shader unit's b11 boolean register. (0=true, 1=false)~~

−

|-

−

~~| 12~~

−

~~| Value of vertex shader unit's b12 boolean register. (0=true, 1=false)~~

−

|-

−

~~| 13~~

−

~~| Value of vertex shader unit's b13 boolean register. (0=true, 1=false)~~

−

|-

−

~~| 14~~

−

~~| Value of vertex shader unit's b14 boolean register. (0=true, 1=false)~~

−

|-

−

~~| 15~~

−

~~| Value of vertex shader unit's b15 boolean register. (0=true, 1=false)~~

−

|-

−

~~| 16-31~~

−

~~| Unknown. This seems to always be set to 0x7FFF, and other values may cause the GPU to hang~~

|}

−

~~This register is used to set the vertex shader unit's boolean registers.~~

+

=== GPUREG_LIGHTING_LUTINPUT_SCALE ===

−

=== ~~GPUREG_VSH_INTUNIFORM_I0~~ ===

{| class="wikitable" border="1"

Line 6,994: Line 7,120:

! Description

|-

−

| 0-7

+

| 0-2

−

| ~~Value~~ for ~~vertex shader's i0.x (u8, 0-255)~~

+

| unsigned, Scaler selector for D0

|-

−

| 8-15

+

| 4-6

−

| ~~Value~~ for ~~vertex shader's i0.y (u8, 0-255)~~

+

| unsigned, Scaler selector for D1

|-

−

| 16-23

+

| 8-10

−

| ~~Value~~ for ~~vertex shader's i0.z (u8~~, ~~0-255)~~

+

| unsigned, Scaler selector for SP

+

|-

+

| 12-14

+

| unsigned, Scaler selector for FR

+

|-

+

| 16-18

+

| unsigned, Scaler selector for RB

+

|-

+

| 20-22

+

| unsigned, Scaler selector for RG

|-

−

| 24-31

+

| 24-26

−

| ~~Value~~ for ~~vertex shader's i0.w (u8, 0-255)~~

+

| unsigned, Scaler selector for RR

|}

−

This register is ~~used~~ to ~~set~~ the ~~vertex shader's i0 integer register~~.

+

This register controls the scaling that is applied to the output of a LUT.

−

~~=== GPUREG_VSH_INTUNIFORM_I1 ===~~

+

Scaler selector values:

{| class="wikitable" border="1"

−

! ~~Bits~~

+

! Value

! Description

|-

−

| 0-7

+

| 0

−

| ~~Value for vertex shader's i1.x (u8, 0~~-~~255)~~

+

| 1x

+

|-

+

| 1

+

| 2x

+

|-

+

| 2

+

| 4x

|-

−

| ~~8-15~~

+

| 3

−

| ~~Value for vertex shader's i1.y (u8, 0-255)~~

+

| 8x

|-

−

| ~~16-23~~

+

| 6

−

| ~~Value for vertex shader's i1~~.~~z (u8, 0-255)~~

+

| 0.25x

|-

−

| ~~24-31~~

+

| 7

−

| ~~Value for vertex shader's i1~~.~~w (u8, 0-255)~~

+

| 0.5x

|}

−

~~This register is used to set the vertex shader's i1 integer register.~~

+

=== GPUREG_LIGHTING_LIGHT_PERMUTATION ===

−

=== ~~GPUREG_VSH_INTUNIFORM_I2~~ ===

{| class="wikitable" border="1"

Line 7,036: Line 7,175:

! Description

|-

−

| 0-7

+

| 0-2

−

| ~~Value for vertex shader's i2.x (u8~~, 0-~~255)~~

+

| unsigned, ID of the 1st enabled light

+

|-

+

| 4-6

+

| unsigned, ID of the 2nd enabled light

+

|-

+

| 8-10

+

| unsigned, ID of the 3rd enabled light

+

|-

+

| 12-14

+

| unsigned, ID of the 4th enabled light

+

|-

+

| 16-18

+

| unsigned, ID of the 5th enabled light

|-

−

| 8-15

+

| 20-22

−

| ~~Value for vertex shader's i2.y (u8~~, ~~0-255)~~

+

| unsigned, ID of the 6th enabled light

|-

−

| 16-23

+

| 24-26

−

| ~~Value for vertex shader's i2.z (u8~~, ~~0-255)~~

+

| unsigned, ID of the 7th enabled light

|-

−

| 24-31

+

| 28-30

−

| ~~Value for vertex shader's i2.w (u8~~, ~~0-255)~~

+

| unsigned, ID of the 8th enabled light

|}

−

This register ~~is used to set~~ the ~~vertex shader's i2 integer register~~.

+

This register sets the IDs of enabled light sources.

+

== Geometry pipeline registers ==

−

=== ~~GPUREG_VSH_INTUNIFORM_I3~~ ===

+

=== GPUREG_ATTRIBBUFFERS_LOC ===

{| class="wikitable" border="1"

Line 7,057: Line 7,210:

! Description

|-

−

| 0-7

+

| 1-28

−

| ~~Value for vertex shader's i3.x (u8~~, ~~0-255)~~

+

| unsigned, Vertex arrays base address

−

|-

+

|}

−

~~| 8-15~~

−

~~| Value for vertex shader's i3.y (u8, 0-255)~~

−

|-

−

~~| 16-23~~

−

~~| Value for vertex shader's i3.z (u8, 0-255)~~

−

|-

−

~~| 24-31~~

−

~~| Value for vertex shader's i3.w (u8, 0-255)~~

−

|}

−

This register ~~is used to set~~ the vertex ~~shader's i3 integer register~~.

+

This register sets the base address of all vertex arrays.

−

=== ~~GPUREG_VSH_INPUTBUFFER_CONFIG~~ ===

+

=== GPUREG_ATTRIBBUFFERS_FORMAT_LOW ===

{| class="wikitable" border="1"

Line 7,078: Line 7,222:

! Description

|-

−

| 0-7

+

| 0-1

−

| ~~Input buffer stride minus 1~~, ~~in float vec4 registers. (value~~ 0 ~~means a stride of~~ 1 ~~float vec4 register)~~

+

| unsigned, Vertex attribute 0 type

+

|-

+

| 2-3

+

| unsigned, Vertex attribute 0 size

+

|-

+

| 4-5

+

| unsigned, Vertex attribute 1 type

|-

−

| 8-23

+

| 6-7

−

| ~~Unknown. These bits typically aren't updated by games.~~

+

| unsigned, Vertex attribute 1 size

|-

−

| 24-31

+

| 8-9

−

| ~~Unknown. This is typically set to 0xA for vertex shaders.~~

+

| unsigned, Vertex attribute 2 type

−

|}

+

|-

−

+

| 10-11

−

~~This register is used to configure the vertex shader's input buffer. In the context of a geometry shader~~, ~~the stride parameter can be interpreted as the number of attributes per vertex.~~

+

| unsigned, Vertex attribute 2 size

−

~~=== GPUREG_VSH_ENTRYPOINT ===~~

−

~~{| class="wikitable" border="1"~~

−

~~! Bits~~

−

~~! Description~~

|-

−

| 0-15

+

| 12-13

−

| Vertex ~~shader entrypoint, in words.~~

+

| unsigned, Vertex attribute 3 type

|-

−

| 16-31

+

| 14-15

−

| ~~Unknown. This seems to always be set to 0x7FFF~~, ~~and other values may cause the GPU to hang~~

+

| unsigned, Vertex attribute 3 size

−

|}

−

~~This sets the entrypoint for the program running on shader units set to vertex shader mode. Depending on the current geometry stage mode this can include either all 4 shader units or just~~ 3 ~~of them.~~

−

~~=== GPUREG_VSH_ATTRIBUTES_PERMUTATION_LOW ===~~

−

~~{| class="wikitable" border="1"~~

−

~~! Bits~~

−

~~! Description~~

|-

−

| 0-3

+

| 16-17

−

| ~~Index of vertex shader input register which the 1st~~ attribute ~~will be stored in.~~

+

| unsigned, Vertex attribute 4 type

|-

−

| 4-7

+

| 18-19

−

| ~~Index of vertex shader input register which the 2nd~~ attribute ~~will be stored in.~~

+

| unsigned, Vertex attribute 4 size

|-

−

| 8-11

+

| 20-21

−

| ~~Index of vertex shader input register which the 3rd~~ attribute ~~will be stored in.~~

+

| unsigned, Vertex attribute 5 type

|-

−

| 12-15

+

| 22-23

−

| ~~Index of vertex shader input register which the 4th~~ attribute ~~will be stored in.~~

+

| unsigned, Vertex attribute 5 size

|-

−

| 16-19

+

| 24-25

−

| ~~Index of vertex shader input register which the 5th~~ attribute ~~will be stored in.~~

+

| unsigned, Vertex attribute 6 type

|-

−

| 20-23

+

| 26-27

−

| ~~Index of vertex shader input register which the 6th~~ attribute ~~will be stored in.~~

+

| unsigned, Vertex attribute 6 size

|-

−

| 24-27

+

| 28-29

−

| ~~Index of vertex shader input register which the 7th~~ attribute ~~will be stored in.~~

+

| unsigned, Vertex attribute 7 type

|-

−

| 28-31

+

| 30-31

−

| ~~Index of vertex shader input register which the 8th~~ attribute ~~will be stored in.~~

+

| unsigned, Vertex attribute 7 size

|}

−

This register ~~sets~~ the ~~vertex shader input register index which will correspond to each attribute contained by the input buffer for~~ the first 8 attributes.

+

This register configures the types and sizes of the first 8 vertex attributes.

−

~~For example, having bits 0-3 set to 5 means that, in the vertex shader program, v5 will contain the input buffer's 1st attribute~~.

−

~~=== GPUREG_VSH_ATTRIBUTES_PERMUTATION_HIGH ===~~

+

Vertex attribute type values:

{| class="wikitable" border="1"

−

! ~~Bits~~

+

! Value

! Description

|-

−

| 0-3

+

| 0

−

| ~~Index of vertex shader input register which the 9th attribute will be stored in.~~

+

| Byte

|-

−

| ~~4-7~~

+

| 1

−

| ~~Index of vertex shader input register which the 10th attribute will be stored in.~~

+

| Unsigned byte

|-

−

| ~~8-11~~

+

| 2

−

| ~~Index of vertex shader input register which the 11th attribute will be stored in.~~

+

| Short

|-

−

| ~~12-15~~

+

| 3

−

| ~~Index of vertex shader input register which the 12th~~ attribute ~~will be stored in.~~

+

| Float

+

|}

+

Vertex attribute size values:

+

{| class="wikitable" border="1"

+

! Value

+

! Description

|-

−

| ~~16-19~~

+

| 0

−

| ~~Index of vertex shader input register which the 13th attribute will be stored in.~~

+

| 8 bits

|-

−

| ~~20-23~~

+

| 1

−

| ~~Index of vertex shader input register which the 14th attribute will be stored in.~~

+

| 16 bits

|-

−

| ~~24-27~~

+

| 2

−

| ~~Index of vertex shader input register which the 15th attribute will be stored in.~~

+

| 24 bits

|-

−

| ~~28-31~~

+

| 3

−

| ~~Index of vertex shader input register which the 16th attribute will be stored in.~~

+

| 32 bits

|}

−

~~This register sets the vertex shader input register index which will correspond to each attribute contained by the input buffer for attributes 8 through 15.~~

+

=== GPUREG_ATTRIBBUFFERS_FORMAT_HIGH ===

−

~~For example, having bits 0-3 set to 5 means that, in the vertex shader program, v5 will contain the input buffer's 9th attribute.~~

−

=== ~~GPUREG_VSH_OUTMAP_MASK~~ ===

{| class="wikitable" border="1"

Line 7,179: Line 7,317:

! Description

|-

−

| 0

+

| 0-1

−

| ~~Enable bit for vertex shader's o0 output register. (1 = o0 enabled~~, ~~0 = o0 disabled)~~

+

| unsigned, Vertex attribute 8 type

+

|-

+

| 2-3

+

| unsigned, Vertex attribute 8 size

+

|-

+

| 4-5

+

| unsigned, Vertex attribute 9 type

|-

−

| 1

+

| 6-7

−

| ~~Enable bit for vertex shader's o1 output register. (1 = o1 enabled~~, ~~0 = o1 disabled)~~

+

| unsigned, Vertex attribute 9 size

|-

−

| 2

+

| 8-9

−

| ~~Enable bit for vertex shader's o2 output register. (1 = o2 enabled~~, ~~0 = o2 disabled)~~

+

| unsigned, Vertex attribute 10 type

|-

−

| 3

+

| 10-11

−

| ~~Enable bit for vertex shader's o3 output register. (1 = o3 enabled~~, ~~0 = o3 disabled)~~

+

| unsigned, Vertex attribute 10 size

|-

−

| 4

+

| 12-13

−

| ~~Enable bit for vertex shader's o4 output register. (1 = o4 enabled~~, ~~0 = o4 disabled)~~

+

| unsigned, Vertex attribute 11 type

|-

−

| 5

+

| 14-15

−

| ~~Enable bit for vertex shader's o5 output register. (1 = o5 enabled~~, ~~0 = o5 disabled)~~

+

| unsigned, Vertex attribute 11 size

|-

−

| 6

+

| 16-27

−

| ~~Enable bit for~~ vertex ~~shader's o6 output register. (1 = o6 enabled, 0 = o6 disabled)~~

+

| unsigned, Fixed vertex attribute mask

|-

−

| 7

+

| 28-31

−

| ~~Enable bit~~ for vertex ~~shader~~'~~s o7 output register. (1~~ = ~~o7 enabled, 0~~ = ~~o7 disabled)~~

+

| unsigned, Total vertex attribute count - 1

+

|}

+

This register configures the types and sizes of the last 4 vertex attributes, along with the attribute mask and the total attribute count.

+

See GPUREG_ATTRIBBUFFERS_FORMAT_LOW for vertex attribute type and size values.

+

=== GPUREG_ATTRIBBUFFER''i''_OFFSET ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

|-

−

| 8

+

| 0-27

−

| ~~Enable bit for~~ vertex ~~shader's o8 output~~ register. (1 = ~~o8 enabled, 0~~ = ~~o8 disabled)~~

+

| unsigned, Offset from base vertex arrays address

+

|}

+

This register configures the offset of a vertex array from the base vertex arrays address.

+

=== GPUREG_ATTRIBBUFFER''i''_CONFIG1 ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

|-

−

| 9

+

| 0-3

−

| ~~Enable bit for vertex shader's o9 output register. (~~1 ~~= o9 enabled, 0 = o9 disabled)~~

+

| unsigned, Component 1

|-

−

| 10

+

| 4-7

−

| ~~Enable bit for vertex shader's o10 output register. (1 = o10 enabled~~, ~~0 = o10 disabled)~~

+

| unsigned, Component 2

|-

−

| 11

+

| 8-11

−

| ~~Enable bit~~ for vertex shader'~~s o11 output~~ register. (1 = ~~o11~~ enabled, 0 = ~~o11~~ disabled)

+

| unsigned, Component 3

−

|-

+

|-

−

| 12

+

| 12-15

−

| ~~Enable~~ bit ~~for~~ vertex shader~~'s o12~~ output register. (1 = ~~o12 enabled~~, 0 = ~~o12 disabled~~)

+

| unsigned, Component 4

−

|-

+

|-

−

| 13

+

| 16-19

−

| ~~Enable~~ bit for vertex shader's ~~o13~~ output register. (1 = ~~o13~~ enabled, 0 = ~~o13~~ disabled)

+

| unsigned, Component 5

−

|-

+

|-

−

| 14

+

| 20-23

−

| ~~Enable bit for~~ vertex shader~~'s o14 output~~ register. (1 = ~~o14~~ enabled, 0 = o14 disabled)

+

| unsigned, Component 6

−

|-

+

|-

−

| 15

+

| 24-27

−

| ~~Enable bit for~~ vertex shader's ~~o15~~ output register. (1 = ~~o15 enabled~~, 0 = ~~o15 disabled)~~

+

| unsigned, Component 7

+

|-

+

| 28-31

+

| unsigned, Component 8

+

|}

+

This register configures the first 8 component types of a vertex array.

+

Component values:

+

{| class="wikitable" border="1"

+

! Value

+

! Description

+

|-

+

| 0

+

| Vertex attribute 0

+

|-

+

| 1

+

| Vertex attribute 1

+

|-

+

| 2

+

| Vertex attribute 2

+

|-

+

| 3

+

| Vertex attribute 3

+

|-

+

| 4

+

| Vertex attribute 4

+

|-

+

| 5

+

| Vertex attribute 5

+

|-

+

| 6

+

| Vertex attribute 6

+

|-

+

| 7

+

| Vertex attribute 7

+

|-

+

| 8

+

| Vertex attribute 8

+

|-

+

| 9

+

| Vertex attribute 9

+

|-

+

| 10

+

| Vertex attribute 10

+

|-

+

| 11

+

| Vertex attribute 11

+

|-

+

| 12

+

| 4-byte padding

+

|-

+

| 13

+

| 8-byte padding

+

|-

+

| 14

+

| 12-byte padding

+

|-

+

| 15

+

| 16-byte padding

+

|}

+

=== GPUREG_ATTRIBBUFFER''i''_CONFIG2 ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-3

+

| unsigned, Component 9

+

|-

+

| 4-7

+

| unsigned, Component 10

+

|-

+

| 8-11

+

| unsigned, Component 11

+

|-

+

| 12-15

+

| unsigned, Component 12

+

|-

+

| 16-23

+

| unsigned, Bytes per vertex

+

|-

+

| 28-31

+

| unsigned, Total number of components

+

|}

+

This register configures the last 4 component types of a vertex array, along with the bytes per vertex and the total number of components.

+

See GPUREG_ATTRIBBUFFER''i''_CONFIG1 for component values.

+

=== GPUREG_INDEXBUFFER_CONFIG ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-27

+

| unsigned, Offset from base vertex arrays address

+

|-

+

| 31

+

| Index type (0 = unsigned byte, 1 = unsigned short or drawing arrays)

+

|}

+

This register configures the index array used when drawing elements.

+

=== GPUREG_NUMVERTICES ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-31

+

| unsigned, Number of vertices to render

+

|}

+

This register sets the number of vertices to render.

+

=== GPUREG_GEOSTAGE_CONFIG ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-1

+

| unsigned, Geometry shader in use (0 = not in use, 2 = in use)

+

|-

+

| 8

+

| unsigned, Drawing triangle elements (0 = not, 1 = drawing triangle elements)

+

|-

+

| 9

+

| 0x0

+

|-

+

| 31

+

| unsigned, Use reserved geometry shader subdivision (0 = don't use, 1 = use)

+

|}

+

This register configures the geometry stage of the GPU pipeline.

+

When using vertex buffers and drawing elements in triangles mode, bit 8 is set to 1, else it is set to 0.

+

=== GPUREG_VERTEX_OFFSET ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-31

+

| unsigned, Starting vertex offset

+

|}

+

This register sets the offset of the first vertex in an array to render.

+

=== GPUREG_POST_VERTEX_CACHE_NUM ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-7

+

| unsigned, Number of entries in the post-vertex cache (usually 0x4 or 0x84)

+

|}

+

This register configures the post-vertex cache.

+

=== GPUREG_DRAWARRAYS ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-31

+

| unsigned, Trigger (0 = idle, non-zero = draw arrays)

+

|}

+

This register triggers drawing vertex arrays.

+

=== GPUREG_DRAWELEMENTS ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-31

+

| unsigned, Trigger (0 = idle, non-zero = draw elements)

+

|}

+

This register triggers drawing vertex array elements.

+

=== GPUREG_VTX_FUNC ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-31

+

| unsigned, Trigger (0 = idle, non-zero = clear post-vertex cache)

+

|}

+

This register triggers clearing the post-vertex cache.

+

=== GPUREG_FIXEDATTRIB_INDEX ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-3

+

| unsigned, Fixed attribute index (0-11, 0xF = immediate-mode submission)

+

|}

+

This register selects the index of the fixed attribute to be input with GPUREG_FIXEDATTRIB_DATA''i''. See [[GPU/Fixed Vertex Attributes]] and [[GPU/Immediate-Mode Vertex Submission]] for usage info.

+

=== GPUREG_FIXEDATTRIB_DATA''i'' ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| colspan="2" | '''DATA0:'''

+

|-

+

| 0-7

+

| float1.7.16, Vertex attribute element 3 (Z) (bits 16-23)

+

|-

+

| 8-31

+

| float1.7.16, Vertex attribute element 4 (W)

+

|-

+

| colspan="2" | '''DATA1:'''

+

|-

+

| 0-15

+

| float1.7.16, Vertex attribute element 2 (Y) (bits 8-23)

+

|-

+

| 16-31

+

| float1.7.16, Vertex attribute element 3 (Z) (bits 0-15)

+

|-

+

| colspan="2" | '''DATA2:'''

+

|-

+

| 0-23

+

| float1.7.16, Vertex attribute element 1 (X)

+

|-

+

| 24-31

+

| float1.7.16, Vertex attribute element 2 (Y) (bits 0-7)

+

|}

+

Accepts four 24-bit floating-point values that make up a vertex attribute. Stored in the fixed attribute currently specified with GPUREG_FIXEDATTRIB_INDEX. If immediate-mode vertex submission is enabled (by writing 0xF to the index register) then vertex data is input here directly.

+

=== GPUREG_CMDBUF_SIZE0 ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-20

+

| unsigned, Size of command buffer 0 >> 3

+

|}

+

This register sets the size of the first command buffer.

+

=== GPUREG_CMDBUF_SIZE1 ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-20

+

| unsigned, Size of command buffer 1 >> 3

+

|}

+

This register sets the size of the second command buffer.

+

=== GPUREG_CMDBUF_ADDR0 ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-28

+

| unsigned, Physical address of command buffer 0 >> 3

+

|}

+

This register sets the physical address of the first command buffer.

+

=== GPUREG_CMDBUF_ADDR1 ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-28

+

| unsigned, Physical address of command buffer 1 >> 3

+

|}

+

This register sets the physical address of the second command buffer.

+

=== GPUREG_CMDBUF_JUMP0 ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-31

+

| unsigned, Trigger (0 = idle, non-zero = execute command buffer 0)

+

|}

+

This register triggers a jump to the first command buffer.

+

=== GPUREG_CMDBUF_JUMP1 ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-31

+

| unsigned, Trigger (0 = idle, non-zero = execute command buffer 1)

+

|}

+

This register triggers a jump to the second command buffer.

+

=== GPUREG_VSH_NUM_ATTR ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-3

+

| unsigned, Number of vertex shader input attributes - 1

+

|}

+

This register sets the number of vertex shader input attributes.

+

=== GPUREG_VSH_COM_MODE ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0

+

| unsigned, Geometry shader configuration enabled (0 = disabled, 1 = enabled)

+

|}

+

This register sets whether to use the geometry shader configuration or reuse the vertex shader configuration for the geometry shader shading unit.

+

When disabled and the geometry unit is not in use, as configured by GPUREG_GEOSTAGE_CONFIG, uniforms, outmap mask, program code and swizzle data are propagated to the geometry shader unit.

+

=== GPUREG_START_DRAW_FUNC0 ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0

+

| unsigned, Mode (0 = drawing, 1 = configuration)

+

|-

+

| 1-7

+

| 0x0

+

|}

+

This register is related to drawing. When the mode value is set to 1, rendering is not performed properly. When set to 0, changes to the vertex shader configuration registers are not applied correctly. Because of this, it is usually initialized to 1, set to 0 immediately before triggering a draw, and set back to 1 immediately after triggering a draw.

+

=== GPUREG_VSH_OUTMAP_TOTAL1 ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-3

+

| unsigned, Number of vertex shader output map registers - 1

+

|}

+

This register sets the number of vertex shader output map registers.

+

=== GPUREG_VSH_OUTMAP_TOTAL2 ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-3

+

| unsigned, Number of vertex shader output map registers - 1

+

|}

+

This register sets the number of vertex shader output map registers.

+

=== GPUREG_GSH_MISC0 ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-31

+

| unsigned, Misc data (0x00000001 = Reserved geometry shader subdivision in use, 0x01004302 = Particle system in use, 0 otherwise)

+

|}

+

This register configures miscellaneous geometry shader properties.

+

=== GPUREG_GEOSTAGE_CONFIG2 ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0

+

| unsigned, Function indicator (with vertex buffers: 0 = draw elements, 1 = draw arrays, without: 0 = not inputting, 1 = inputting vertex attribute data)

+

|-

+

| 8

+

| unsigned, Drawing triangle elements (0 = not, 1 = drawing triangle elements)

+

|}

+

This register configures the geometry stage of the GPU pipeline.

+

When using vertex buffers, bit 0 is set to 1 before drawing arrays, and cleared to 0 immediately after. When using immediate mode to directly input vertex attribute data, bit 0 is set to 1 before inputting vertex attribute data, and cleared to 0 immediately after. While bit 0 is set to 1, some register writes outside of the 0x200-0x254 and 0x280-0x2DF ranges may be processed incorrectly.

+

When using vertex buffers and drawing elements in triangles mode, bit 8 is set to 1, else it is set to 0.

+

=== GPUREG_GSH_MISC1 ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-4

+

| unsigned, Reserved geometry shader subdivision type (2 = Loop, 3 = Catmull-Clark)

+

|}

+

This register configures the type of reserved geometry shader subdivision in use. The value is ignored when a subdivision is not in use.

+

=== GPUREG_PRIMITIVE_CONFIG ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-3

+

| unsigned, Number of vertex shader output map registers - 1

+

|-

+

| 8-9

+

| unsigned, Primitive mode

+

|}

+

This register configures primitive drawing.

+

Primitive mode value:

+

{| class="wikitable" border="1"

+

! Value

+

! Description

+

|-

+

| 0

+

| Triangles

+

|-

+

| 1

+

| Triangle strip

+

|-

+

| 2

+

| Triangle fan

+

|-

+

| 3

+

| Geometry primitive

+

|}

+

=== GPUREG_RESTART_PRIMITIVE ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0

+

| unsigned, Trigger (0 = idle, 1 = reset primitive)

+

|-

+

| 1-31

+

| 0x0

+

|}

+

This register triggers resetting primitive drawing.

+

== Shader registers ==

+

=== GPUREG_''SH''_BOOLUNIFORM ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0

+

| unsigned, Boolean register b0 value (0 = false, 1 = true)

+

|-

+

| 1

+

| unsigned, Boolean register b1 value (0 = false, 1 = true)

+

|-

+

| 2

+

| unsigned, Boolean register b2 value (0 = false, 1 = true)

+

|-

+

| 3

+

| unsigned, Boolean register b3 value (0 = false, 1 = true)

+

|-

+

| 4

+

| unsigned, Boolean register b4 value (0 = false, 1 = true)

+

|-

+

| 5

+

| unsigned, Boolean register b5 value (0 = false, 1 = true)

+

|-

+

| 6

+

| unsigned, Boolean register b6 value (0 = false, 1 = true)

+

|-

+

| 7

+

| unsigned, Boolean register b7 value (0 = false, 1 = true)

+

|-

+

| 8

+

| unsigned, Boolean register b8 value (0 = false, 1 = true)

+

|-

+

| 9

+

| unsigned, Boolean register b9 value (0 = false, 1 = true)

+

|-

+

| 10

+

| unsigned, Boolean register b10 value (0 = false, 1 = true)

+

|-

+

| 11

+

| unsigned, Boolean register b11 value (0 = false, 1 = true)

+

|-

+

| 12

+

| unsigned, Boolean register b12 value (0 = false, 1 = true)

+

|-

+

| 13

+

| unsigned, Boolean register b13 value (0 = false, 1 = true)

+

|-

+

| 14

+

| unsigned, Boolean register b14 value (0 = false, 1 = true)

+

|-

+

| 15

+

| unsigned, Boolean register b15 value (0 = false, 1 = true)

+

|-

+

| 16-31

+

| 0x7FFF

+

|}

+

This register is used to set a shader unit's boolean registers.

+

=== GPUREG_''SH''_INTUNIFORM_I''i'' ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-7

+

| unsigned, Integer register i''i'' X value

+

|-

+

| 8-15

+

| unsigned, Integer register i''i'' Y value

+

|-

+

| 16-23

+

| unsigned, Integer register i''i'' Z value

+

|-

+

| 24-31

+

| unsigned, Integer register i''i'' W value

+

|}

+

These registers are used to set a shader unit's integer registers.

+

=== GPUREG_''SH''_INPUTBUFFER_CONFIG ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-3

+

| unsigned, Input vertex attributes - 1

+

|-

+

| 8-15

+

| unsigned, Use reserved geometry shader subdivision (0 = don't use, 1 = use) (always 0 for vertex shaders)

+

|-

+

| 16-23

+

| 0x0

+

|-

+

| 24-31

+

| unsigned, Use geometry shader (0x8 = use, 0xA0 = don't use) (always 0xA0 for vertex shaders)

+

|}

+

This register is used to configure a shader unit's input buffer.

+

=== GPUREG_''SH''_ENTRYPOINT ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-15

+

| unsigned, Code entry point offset, in 32-bit words

+

|-

+

| 16-31

+

| 0x7FFF

+

|}

+

This register sets a shader unit's code entry point.

+

For geometry shaders, this sets the entry point for the single shader unit which can be dedicated to running geometry shaders, regardless of the current geometry stage mode. This is means that while this register is normally used to set the geometry shader entry point, it can also be used to set this single shader unit to run from a different entry point than the other three, even when running a vertex shader.

+

For vertex shaders, this sets the entry point for the shader units set to vertex shader mode. Depending on the current geometry stage mode this can include either all 4 shader units or just 3 of them.

+

=== GPUREG_''SH''_ATTRIBUTES_PERMUTATION_LOW ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-3

+

| unsigned, Vertex attribute 0 input register index

+

|-

+

| 4-7

+

| unsigned, Vertex attribute 1 input register index

+

|-

+

| 8-11

+

| unsigned, Vertex attribute 2 input register index

+

|-

+

| 12-15

+

| unsigned, Vertex attribute 3 input register index

+

|-

+

| 16-19

+

| unsigned, Vertex attribute 4 input register index

+

|-

+

| 20-23

+

| unsigned, Vertex attribute 5 input register index

+

|-

+

| 24-27

+

| unsigned, Vertex attribute 6 input register index

+

|-

+

| 28-31

+

| unsigned, Vertex attribute 7 input register index

+

|}

+

This register sets the shader unit input register index which will correspond to each attribute contained by the input buffer (which in the case of geometry shaders is the vertex shader output buffer) for the first 8 attributes. For example, having bits 0-3 set to 5 means that, in the shader program, v5 will contain the input buffer's 1st attribute.

+

=== GPUREG_''SH''_ATTRIBUTES_PERMUTATION_HIGH ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-3

+

| unsigned, Vertex attribute 8 input register index

+

|-

+

| 4-7

+

| unsigned, Vertex attribute 9 input register index

+

|-

+

| 8-11

+

| unsigned, Vertex attribute 10 input register index

+

|-

+

| 12-15

+

| unsigned, Vertex attribute 11 input register index

+

|-

+

| 16-19

+

| unsigned, Vertex attribute 12 input register index

+

|-

+

| 20-23

+

| unsigned, Vertex attribute 13 input register index

+

|-

+

| 24-27

+

| unsigned, Vertex attribute 14 input register index

+

|-

+

| 28-31

+

| unsigned, Vertex attribute 15 input register index

+

|}

+

This register sets the shader unit input register index which will correspond to each attribute contained by the input buffer (which in the case of geometry shaders is the vertex shader output buffer) for attributes 8 through 15. For example, having bits 0-3 set to 5 means that, in the shader program, v5 will contain the input buffer's 9th attribute.

+

=== GPUREG_''SH''_OUTMAP_MASK ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0

+

| unsigned, Output register o0 enabled (0 = disabled, 1 = enabled)

+

|-

+

| 1

+

| unsigned, Output register o1 enabled (0 = disabled, 1 = enabled)

+

|-

+

| 2

+

| unsigned, Output register o2 enabled (0 = disabled, 1 = enabled)

+

|-

+

| 3

+

| unsigned, Output register o3 enabled (0 = disabled, 1 = enabled)

+

|-

+

| 4

+

| unsigned, Output register o4 enabled (0 = disabled, 1 = enabled)

+

|-

+

| 5

+

| unsigned, Output register o5 enabled (0 = disabled, 1 = enabled)

+

|-

+

| 6

+

| unsigned, Output register o6 enabled (0 = disabled, 1 = enabled)

+

|-

+

| 7

+

| unsigned, Output register o7 enabled (0 = disabled, 1 = enabled) (vertex shader only)

+

|-

+

| 8

+

| unsigned, Output register o8 enabled (0 = disabled, 1 = enabled) (vertex shader only)

+

|-

+

| 9

+

| unsigned, Output register o9 enabled (0 = disabled, 1 = enabled) (vertex shader only)

+

|-

+

| 10

+

| unsigned, Output register o10 enabled (0 = disabled, 1 = enabled) (vertex shader only)

+

|-

+

| 11

+

| unsigned, Output register o11 enabled (0 = disabled, 1 = enabled) (vertex shader only)

+

|-

+

| 12

+

| unsigned, Output register o12 enabled (0 = disabled, 1 = enabled) (vertex shader only)

+

|-

+

| 13

+

| unsigned, Output register o13 enabled (0 = disabled, 1 = enabled) (vertex shader only)

+

|-

+

| 14

+

| unsigned, Output register o14 enabled (0 = disabled, 1 = enabled) (vertex shader only)

+

|-

+

| 15

+

| unsigned, Output register o15 enabled (0 = disabled, 1 = enabled) (vertex shader only)

+

|-

+

| 16-31

+

| 0x0

+

|}

+

This register toggles a shader unit's output registers.

+

=== GPUREG_''SH''_CODETRANSFER_END ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-31

+

| unsigned, Signal transfer end (0 = idle, non-zero = signal)

+

|}

+

This register's value should be set to 1 in order to finalize the transfer of shader code.

+

=== GPUREG_''SH''_FLOATUNIFORM_INDEX ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-7

+

| unsigned, Target floating-point register index (range 0-95, where 0 = c0 and 95 = c95)

+

|-

+

| 31

+

| unsigned, Transfer mode (0 = float1.7.16, 1 = float1.8.23)

+

|}

+

This register sets the shader unit's target floating-point register and transfer mode for the data transfer system. As such it is typically used right before [[#GPUREG_SH_FLOATUNIFORM_DATAi|GPUREG_''SH''_FLOATUNIFORM_DATA''i'']], though writing to one register does not make writing to the other mandatory.

+

=== GPUREG_''SH''_FLOATUNIFORM_DATA''i'' ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-31

+

| Floating-point register component data

+

|}

+

This register is used to set the components of a shader unit's floating-point registers, each having 4 components. The data format which should be written to it depends on the transfer mode set with [[#GPUREG_SH_FLOATUNIFORM_INDEX|GPUREG_''SH''_FLOATUNIFORM_INDEX]]. This register functions as a FIFO queue: after each time a 4-component uniform register is successfully set, the target register index is incremented, meaning that groups of uniforms with contiguous register IDs can be set with only one initial write to [[#GPUREG_SH_FLOATUNIFORM_INDEX|GPUREG_''SH''_FLOATUNIFORM_INDEX]].

+

* In the case of float24 transfer mode, data should be sent by writing three words which are the concatenation of the float24 value of the uniform register's 4 components, in the reverse order. Assuming each letter corresponds to 4 bits, the format becomes:

+

** first word : ZZWWWWWW

+

** second word : YYYYZZZZ

+

** third word : XXXXXXYY

+

* In the case of float32 transfer mode, data should be sent by writing four words which are each the float32 value of the uniform register's 4 components, in the reverse order.

+

=== GPUREG_''SH''_CODETRANSFER_INDEX ===

+

{| class="wikitable" border="1"

+

! Bits

+

! Description

+

|-

+

| 0-11

+

| unsigned, Target shader code offset

|}

−

This register ~~toggles~~ the ~~vertex~~ shader ~~units~~' ~~output registers~~.

+

This register is used to set the offset at which upcoming shader code data transferred through [[#GPUREG_SH_CODETRANSFER_DATAi|GPUREG_''SH''_CODETRANSFER_DATA''i'']] should be written.

−

=== ~~GPUREG_VSH_CODETRANSFER_END ===~~

+

=== GPUREG_''SH''_CODETRANSFER_DATA''i'' ===

−

~~{| class="wikitable" border="1"~~

−

~~! Bits~~

−

~~! Description~~

−

|-

−

~~| 0~~

−

~~| Code data transfer end signal bit.~~

−

|}

−

~~This register~~'~~s value should be set to 1 in order to finalize the transfer of vertex shader code. It is unknown whether this register is used for other functions.~~

−

~~=== GPUREG_VSH_FLOATUNIFORM_CONFIG ===~~

−

~~{| class="wikitable" border="1"~~

−

~~! Bits~~

−

~~! Description~~

−

|-

−

~~| 0-6~~

−

~~| Target float vec4 vertex shader uniform ID for transfer. (range 0-95, where 0 = c0 and 95 = c95)~~

−

|-

−

~~| 31~~

−

~~| Float vec4 vertex shader uniform data transfer mode. (0 = float24, 1 = float32)~~

−

|}

−

This register sets the target float vec4 vertex shader uniform ID and transfer mode for the data transfer system. As such it is typically used right before [[#GPUREG_VSH_FLOATUNIFORM_DATA|GPUREG_VSH_FLOATUNIFORM_DATA]], though writing to one register does not make writing to the other mandatory.

−

~~=== GPUREG_VSH_FLOATUNIFORM_DATA~~ ===

{| class="wikitable" border="1"

Line 7,264: Line 8,177:

|-

| 0-31

−

| ~~Float vec4 vertex shader uniform~~ data~~. (format depends on transfer mode, see below for details)~~

+

| unsigned, Shader instruction data

|}

−

This register is used to ~~set the value of float vec4 vertex~~ shader ~~uniform registers. The~~ data ~~format which should be written to it depends on the transfer mode set with [[#GPUREG_VSH_FLOATUNIFORM_CONFIG|GPUREG_VSH_FLOATUNIFORM_CONFIG]]~~. This register ~~functions~~ as a FIFO queue : ~~after~~ each ~~time a uniform~~ register ~~is successfully set,~~ the ~~target uniform ID~~ value ~~is incremented, meaning that groups of uniforms with contiguous register IDs can be~~ set ~~with only one initial write to~~ [[#~~GPUREG_VSH_FLOATUNIFORM_CONFIG~~|~~GPUREG_VSH_FLOATUNIFORM_CONFIG~~]].

+

This register is used to transfer shader code data. This register behaves as a FIFO queue: each write to this register writes the provided value to the GPU shader code memory bank at the offset initially set by [[#GPUREG_SH_CODETRANSFER_INDEX|GPUREG_''SH''_CODETRANSFER_INDEX]]. The offset in question is incremented after each write to this register.

−

* In the case of float24 transfer mode, data should be sent by writing three words which are the concatenation of the float24 value of the uniform register's 4 components, in the reverse order. Assuming each letter corresponds to 4 bits, the format becomes :

+

=== GPUREG_''SH''_OPDESCS_INDEX ===

−

** first word : ZZWWWWWW

−

** second word : YYYYZZZZ

−

** third word : XXXXXXYY

−

* In the case of float32 transfer mode, data should be sent by writing four words which are each the float32 value of the uniform register's 4 components, in the reverse order.

−

=== ~~GPUREG_VSH_CODETRANSFER_CONFIG~~ ===

{| class="wikitable" border="1"

Line 7,282: Line 8,189:

|-

| 0-11

−

| Target ~~vertex shader code offset for data transfer.~~

+

| unsigned, Target shader operand descriptor offset

−

|}

−

~~This register is used to set the offset at which upcoming vertex shader code data transferred through [[#GPUREG_VSH_CODETRANSFER_DATA|GPUREG_VSH_CODETRANSFER_DATA]] should be written.~~

−

~~NOTE : as we do not yet know what a~~ shader ~~program's maximum size is yet, we also do not know how many bits the code~~ offset parameter holds. The biggest shader binary observed so far was 2422 instructions long. The [[Shader_Instruction_Set#Instruction_formats|shader control flow instructions]] only have room to address 12 bits though, so it's likely that the maximum is 4095.

−

~~=== GPUREG_VSH_CODETRANSFER_DATA ===~~

−

~~{| class="wikitable" border="1"~~

−

~~! Bits~~

−

~~! Description~~

−

|-

−

~~| 0-31~~

−

~~| Vertex shader instruction data.~~

|}

−

This register is used to ~~transfer vertex~~ shader ~~code~~ data~~. This register behaves as a FIFO queue : each write to this register writes the provided value to the GPU vertex shader code memory bank at the offset initially set by~~ [[#~~GPUREG_VSH_CODETRANSFER_CONFIG~~|~~GPUREG_VSH_CODETRANSFER_CONFIG~~]]~~. The offset in question is incremented after each write to this register~~.

+

This register is used to set the offset at which upcoming shader operand descriptor data transferred through [[#GPUREG_SH_OPDESCS_DATAi|GPUREG_''SH''_OPDESCS_DATA''i'']] should be written.

−

=== ~~GPUREG_VSH_OPDESCS_CONFIG ===~~

+

=== GPUREG_''SH''_OPDESCS_DATA''i'' ===

−

~~{| class="wikitable" border="1"~~

−

~~! Bits~~

−

~~! Description~~

−

|-

−

~~| 0-6~~

−

~~| Target vertex shader operand descriptor offset for data transfer.~~

−

|}

−

~~This register is used to set the offset at which upcoming vertex shader operand descriptor data transferred through [[#GPUREG_VSH_OPDESCS_DATA|GPUREG_VSH_OPDESCS_DATA]] should be written.~~

−

~~=== GPUREG_VSH_OPDESCS_DATA~~ ===

{| class="wikitable" border="1"

Line 7,320: Line 8,201:

|-

| 0-31

−

| ~~Vertex shader~~ operand descriptor data.

+

| unsigned, Shader operand descriptor data

|}

−

This register is used to transfer ~~vertex~~ shader operand descriptor data. This register behaves as a FIFO queue : each write to this register writes the provided value to the GPU ~~vertex~~ shader operand descriptor memory bank at the offset initially set by [[#~~GPUREG_VSH_OPDESCS_CONFIG~~|~~GPUREG_VSH_OPDESCS_CONFIG~~]]. The offset in question is incremented after each write to this register.

+

This register is used to transfer shader operand descriptor data. This register behaves as a FIFO queue: each write to this register writes the provided value to the GPU shader operand descriptor memory bank at the offset initially set by [[#GPUREG_SH_OPDESCS_INDEX|GPUREG_''SH''_OPDESCS_INDEX]]. The offset in question is incremented after each write to this register.

−

~~[[Category:GPU]]~~

Emufan4568

33

edits

Changes

GPU/Internal Registers (edit)

Revision as of 18:36, 24 January 2024