Changes

Jump to navigation Jump to search
663 bytes added ,  05:12, 11 December 2015
m
Line 31: Line 31:  
|-
 
|-
 
| 0xC-0x3F
 
| 0xC-0x3F
| u8 Interrupttypefield (0=PSC0, 1=PSC1, 2=PDC0/VBlank1(send to all threads), 3=PDC1/VBlank2 (send to all threads), 4=PPF, 5=P3D, 6=DMA)
+
| u8 Interrupttypefield (0=PSC0, 1=PSC1, 2=PDC0/VBlankTop (sent to all threads), 3=PDC1/VBlankBottom (sent to all threads), 4=PPF, 5=P3D, 6=DMA)
 
|}
 
|}
   Line 105: Line 105:  
=Commands=
 
=Commands=
   −
==GX RequestDma==
+
== Trigger DMA Request ==
 
{| class="wikitable" border="1"
 
{| class="wikitable" border="1"
 
|-
 
|-
Line 127: Line 127:  
|-
 
|-
 
| 7
 
| 7
| Flag: when source buffer is not located in VRAM and this flag is non-zero, svcFlushProcessDataCache is used with the source buffer.
+
| Flush source (0 = don't flush, 1 = flush)
 
|}
 
|}
   −
This command is normally used to DMA data from the application GSP [[Memory_layout|heap]] to VRAM.
+
This command is normally used to DMA data from the application GSP [[Memory_layout|heap]] to VRAM. When flushing is enabled and the source buffer is not located within VRAM, svcFlushProcessDataCache is used to flush the source buffer.
   −
==GX SetCommandList Last==
+
== Trigger Command List Processing ==
 
{| class="wikitable" border="1"
 
{| class="wikitable" border="1"
 
|-
 
|-
Line 148: Line 148:  
|-
 
|-
 
| 3
 
| 3
| Flag, bit0 is written to GSP module state
+
| Update gas additive blend results (0 = don't update, 1 = update)
 
|-
 
|-
 
| 6-4
 
| 6-4
Line 154: Line 154:  
|-
 
|-
 
| 7
 
| 7
| When non-zero, call svcFlushProcessDataCache() with the specified buffer
+
| Flush buffer (0 = don't flush, 1 = flush)
 
|}
 
|}
   −
This command converts the specified address to a physical address, then writes the physical address and size to the [[GPU]] registers at 0x1EF018E0. This buffer contains [[GPU_Commands|GPU commands]].
+
This command converts the specified address to a physical address, then writes the physical address and size to the [[GPU]] registers at 0x1EF018E0. This buffer contains [[GPU/Internal_Registers|GPU commands]]. When flushing is enabled, svcFlushProcessDataCache is used to flush the buffer.
   −
==GX SetMemoryFill==
+
== Trigger Memory Fill ==
 
{| class="wikitable" border="1"
 
{| class="wikitable" border="1"
 
|-
 
|-
Line 169: Line 169:  
|-
 
|-
 
| 1
 
| 1
| Buf0 start address
+
| Buf0 start address (0 = don't fill anything)
 
|-
 
|-
 
| 2
 
| 2
Line 178: Line 178:  
|-
 
|-
 
| 4
 
| 4
| Buf1 start address
+
| Buf1 start address (0 = don't fill anything)
 
|-
 
|-
 
| 5
 
| 5
Line 187: Line 187:  
|-
 
|-
 
| 7
 
| 7
| The low u16 is width0, while the high u16 is width1 (?)
+
| Control0 <nowiki>|</nowiki> (Control1 << 16)
 
|}
 
|}
   −
This commands converts the specified addresses to physical addresses, then writes these addresses and the specified parameters to the [[GPU]] registers at 0x1EF00010 and 0x1EF00020. Doing so fills the specified buffers with the associated 4-byte value. This is used to clear GPU framebuffers.
+
This command converts the specified addresses to physical addresses, then writes these addresses and the specified parameters to the [[GPU]] registers at 0x1EF00010 and 0x1EF00020. Doing so fills the specified buffers with the associated 4-byte value. This is used to clear GPU framebuffers.
 
The associated buffer address must not be <= to the main buffer address, thus the associated buffer address must not be zero as well. When the bufX address is zero, processing for the bufX parameters is skipped.
 
The associated buffer address must not be <= to the main buffer address, thus the associated buffer address must not be zero as well. When the bufX address is zero, processing for the bufX parameters is skipped.
   −
==GX SetDisplayTransfer==
+
The values of Control0 and Control1 give information about the type of memory fill. See [[GPU/External_Registers#Memory Fill|here]] for more information about memory fill parameters.
 +
 
 +
== Trigger Display Transfer ==
 
{| class="wikitable" border="1"
 
{| class="wikitable" border="1"
 
|-
 
|-
Line 225: Line 227:  
The GPU color buffer is stored in the same Z-curve (tiled) format as textures. By default, SetDisplayTransfer converts the given buffer from the tiled format to a linear format adapted to the LCD framebuffers.
 
The GPU color buffer is stored in the same Z-curve (tiled) format as textures. By default, SetDisplayTransfer converts the given buffer from the tiled format to a linear format adapted to the LCD framebuffers.
   −
Flags:
+
Display transfers are performed asynchronously, so after requesting a display transfer you should wait for the PPF interrupt to fire before reading the output data.
* bit12-14 seem to be the output color format. Unknown if there are also bits for the input color format or if it's always RGBA8888.
  −
* when bit3 is set, no tiled->linear conversion is done, instead the buffer is copied linearly.
  −
* when bit1 is set, the buffer is converted from linear to tiled. This can be used to upload textures stored linearly. (bit3 has priority over bit1)
  −
* when bit0 is set, the buffer is mirrored horizontally during the copy.
     −
==GX SetTextureCopy==
+
Some color formats seem to require specific input / output sizes when performing a display transfer, doing an RGB5A1->RGBA4 display transfer would never fire the PPF interrupt with a 32x32 buffer, increasing the buffer to 128x128 made it fire correctly.
 +
 
 +
== Trigger Texture Copy ==
 
{| class="wikitable" border="1"
 
{| class="wikitable" border="1"
 
|-
 
|-
Line 241: Line 241:  
|-
 
|-
 
| 1
 
| 1
| Input buffer address
+
| Input buffer address.
 
|-
 
|-
 
| 2
 
| 2
| Output buffer address
+
| Output buffer address.
 
|-
 
|-
 
| 3
 
| 3
| Size
+
| Total bytes to copy, not including gaps.
 
|-
 
|-
 
| 4
 
| 4
| Input [[GPU|dimensions]]?
+
| Bits 0-15: Size of input line, in bytes. Bits 16-31: Gap between input lines, in bytes.
 
|-
 
|-
 
| 5
 
| 5
| Output dimensions?
+
| Same as 4, but for the output.
 
|-
 
|-
 
| 6
 
| 6
| Flags, normally this is 0x8, with bit2 optionally set when either of the dimensions fields are set.
+
| Flags, corresponding to the [[GPU/External_Registers#Transfer_Engine|Transfer Engine flags]]. However, for TextureCopy commands, bit 3 is always set, bit 2 is set if any output dimension is smaller than the input, and other bits are always 0.
 
|-
 
|-
 
| 7
 
| 7
Line 262: Line 262:  
|}
 
|}
   −
This command is similar to cmd3, this command also writes to the [[GPU]] registers at 0x1EF00C00.
+
This command is similar to cmd3. It also triggers the [[GPU/External_Registers#Transfer_Engine|GPU Transfer Engine]], but setting the TextureCopy parameters.
   −
==GX SetCommandList First ==
+
== Flush Cache Regions ==
 
{| class="wikitable" border="1"
 
{| class="wikitable" border="1"
 
|-
 
|-
1,434

edits

Navigation menu