There are no discussions on this page.
please only name registers in "GPU Internal Registers" if the contents are properly understood and documented. there's no point in copy-pasting official reg names. thanks ! --Smea 08:27, 23 December 2014 (CET)
- I get it. But regarding the 0x0112 & co, it's already known that they control framebuffer read/write access. --Luigi2us 01:53, 24 December 2014 (CET)