AES Registers: Difference between revisions

Jakcron (talk | contribs)
Byte reads of the FIFOs confirm the endianness
Profi200 (talk | contribs)
m Thanks to martin from gbatek for figuring this out!
Line 114: Line 114:
| 11
| 11
| Flush read fifo (1=Clear read FIFO)
| Flush read fifo (1=Clear read FIFO)
|-
| 12-13
| Write fifo size (0=16, 1=12, 2=8, 3=4 words)
|-
| 14-15
| Read fifo size (0=4, 1=8, 2=12, 3=16 words)
|-
|-
| 18-16
| 18-16
Line 171: Line 177:


== AES_WRFIFO/AES_RDFIFO ==
== AES_WRFIFO/AES_RDFIFO ==
Up to 128 bytes of input data can be buffered.
Up to 64 bytes of input data can be buffered.


The input data for the AES crypto operation is written to AES_WRFIFO, the output data is read from AES_RDFIFO.
The input data for the AES crypto operation is written to AES_WRFIFO, the output data is read from AES_RDFIFO.