EMMC Registers: Difference between revisions

Revision as of 16:45, 15 May 2018 view source7 years ago Profi200 (talk \| contribs) Trusted 137 edits mNo edit summary ← Older edit		Revision as of 16:49, 15 May 2018 view source7 years ago Yellows8 (talk \| contribs) Bureaucrats, Administrators 6,264 edits mNo edit summary Newer edit →
Line 1:		Line 1:
	These registers are used to access the system [[Flash_Filesystem\|NAND]] and the inserted SD card. Both devices use the same interface. Despite the bus clock of the ARM9 ~~beeing~~ double of the DSi in 3DS mode the SDMMC controller has HCLK=33.513982 MHz.		These registers are used to access the system [[Flash_Filesystem\|NAND]] and the inserted SD card. Both devices use the same interface. Despite the bus clock of the ARM9 being double of the DSi in 3DS mode the SDMMC controller has HCLK=33.513982 MHz.

	=Registers=		=Registers=