NDMA Registers: Difference between revisions
actually add this to wiki |
|||
Line 174: | Line 174: | ||
|- | |- | ||
| 0 | | 0 | ||
| TIMER0 | | TIMER0 | ||
|- | |- | ||
| 1 | | 1 | ||
| TIMER1 | | TIMER1 | ||
|- | |- | ||
| 2 | | 2 | ||
| TIMER2 | | TIMER2 | ||
|- | |- | ||
| 3 | | 3 | ||
| TIMER3 | | TIMER3 | ||
|- | |- | ||
| 4 | | 4 | ||
Line 192: | Line 192: | ||
|- | |- | ||
| 6 | | 6 | ||
| | | MMC1 | ||
|- | |- | ||
| 7 | | 7 | ||
| | | MMC2? | ||
|- | |- | ||
| 8 | | 8 | ||
| AES | | AES in ([[AES_Registers#AES_WRFIFO.2FAES_RDFIFO|WRFIFO]]) | ||
|- | |- | ||
| 9 | | 9 | ||
| AES | | AES out ([[AES_Registers#AES_WRFIFO.2FAES_RDFIFO|RDFIFO]]) | ||
|- | |- | ||
| 10 | | 10 | ||
| SHA | | SHA in ([[SHA_Registers#SHA_FIFO|INFIFO]]) | ||
|- | |- | ||
| 11 | | 11 | ||
| | | SHA out ([[SHA_Registers#SHA_FIFO|INFIFO]]) | ||
|- | |- | ||
| 12 | | 12 | ||
Line 219: | Line 219: | ||
|- | |- | ||
| 15 | | 15 | ||
| AES + SHA | | MMC1 + AES + SHA combined? | ||
|} | |} | ||