SPI Registers: Difference between revisions
| Line 365: | Line 365: | ||
|- | |- | ||
| 0 | | 0 | ||
| Transfer finished | | Transfer finished (1 = disabled) | ||
|- | |- | ||
| 1 | | 1 | ||
| Line 380: | Line 380: | ||
|- | |- | ||
| 0 | | 0 | ||
| Transfer finished? | | Transfer finished (also fires on each autopoll try?) | ||
|- | |- | ||
| 1 | | 1 | ||
| Line 389: | Line 389: | ||
|} | |} | ||
[[ARM11_Interrupts#Hardware_Interrupts|Interrupt]] ID 0x56 or 0x57 (depending on the bus) is fired when any of the bits change to 1 except for interrupts masked in [[#NSPI_INT_MASK|NSPI_INT_MASK]]. Writing 1 to a bit in this register aknowledges the interrupt. | [[ARM11_Interrupts#Hardware_Interrupts|Interrupt]] ID 0x24, 0x56 or 0x57 (depending on the bus) is fired when any of the bits change to 1 except for interrupts masked in [[#NSPI_INT_MASK|NSPI_INT_MASK]]. Writing 1 to a bit in this register aknowledges the interrupt. | ||