Difference between revisions of "ARM11 Interrupts"

From 3dbrew
Jump to navigation Jump to search
(Updating with some of nocash findings →‎Hardware Interrupts)
Line 106: Line 106:
 
| P3D
 
| P3D
 
|-
 
|-
| 0x30
+
| 0x30-0x38
 
| Kernel
 
| Kernel
| ?
+
| Old CDMA Event 0..8 (9 separate IRQ lines)
 
|-
 
|-
 
| 0x39
 
| 0x39
 
| Kernel
 
| Kernel
| DMA
+
| Old CDMA Faulting (eg. CCR=0, or event>15)
 
|-
 
|-
 
| 0x3A
 
| 0x3A
 
| Kernel
 
| Kernel
| DMA
+
| New CDMA Event 0..31 (shared IRQ line)
 
|-
 
|-
 
| 0x3B
 
| 0x3B
 
| Kernel
 
| Kernel
| DMA
+
| New CDMA Faulting (eg. CCR=0)
 
|-
 
|-
 
| 0x40
 
| 0x40
Line 128: Line 128:
 
| 0x41
 
| 0x41
 
| nwm
 
| nwm
| ?
+
| WIFI SDIO Controller IRQ pin @ 0x10122000
 
|-
 
|-
 
| 0x42
 
| 0x42
 
| nwm_dev?
 
| nwm_dev?
| WIFI SDIO Controller @ 0x10100000
+
| Debug WIFI SDIO Controller @ 0x10100000 ?
 +
|-
 +
| 0x43
 +
| nwm_dev?
 +
| Debug WIFI SDIO Controller @ 0x10100000 ?
 +
|-
 +
| 0x44
 +
| ?
 +
| NTRCARD (maybe?)
 
|-
 
|-
 
| 0x45
 
| 0x45
 
| mvd (New3DS)
 
| mvd (New3DS)
| ?
+
| L2B_0 (First RGB-to-RGBA Converter)
 
|-
 
|-
 
| 0x46
 
| 0x46
 
| mvd (New3DS)
 
| mvd (New3DS)
| ?
+
| L2B_1 (Second RGB-to-RGBA Converter)
 
|-
 
|-
 
| 0x48
 
| 0x48
 
| camera
 
| camera
| ?
+
| Camera Bus 0 (DSi cameras)
 
|-
 
|-
 
| 0x49
 
| 0x49
 
| camera
 
| camera
| ?
+
| Camera Bus 1 (left-eye)
 
|-
 
|-
 
| 0x4A
 
| 0x4A
Line 160: Line 168:
 
| 0x4C
 
| 0x4C
 
| TwlBg
 
| TwlBg
| ?
+
| LGYFB_0 Legacy GBA/NDS Video
 
|-
 
|-
 
| 0x4D
 
| 0x4D
 
| TwlBg
 
| TwlBg
| ?
+
| LGYFB_1 Legacy GBA/NDS Video
 
|-
 
|-
 
| 0x4E
 
| 0x4E
Line 172: Line 180:
 
| 0x4F
 
| 0x4F
 
| mvd (New3DS)
 
| mvd (New3DS)
| Related to mvd services
+
| MVD general interrupt?
 
|-
 
|-
 
| 0x50
 
| 0x50
 
| pxi, TwlBg
 
| pxi, TwlBg
| Sync
+
| Sync (bit 29 from Arm9's PXI_SYNC)
 
|-
 
|-
 
| 0x51
 
| 0x51
 
| pxi, TwlBg
 
| pxi, TwlBg
| ?
+
| Sync 2 (bit 30 from Arm9's PXI_SYNC)
 
|-
 
|-
 
| 0x52
 
| 0x52
Line 208: Line 216:
 
| 0x58
 
| 0x58
 
| Kernel
 
| Kernel
| PDN
+
| PDN Wake Event
 
|-
 
|-
 
| 0x59
 
| 0x59
 
| TwlBg
 
| TwlBg
| ?
+
| PDN "switch to legacy mode" done (?)
 
|-
 
|-
 
| 0x5A
 
| 0x5A
 
| mic
 
| mic
| ?
+
| General microphone interrupt (?)
 
|-
 
|-
 
| 0x5C
 
| 0x5C
 
| i2c, TwlBg
 
| i2c, TwlBg
 
| I2C Bus2 work done
 
| I2C Bus2 work done
 +
|-
 +
| 0x5F
 +
| mp
 +
| DS WiFi registers
 
|-
 
|-
 
| 0x60
 
| 0x60
Line 232: Line 244:
 
| 0x63
 
| 0x63
 
| gpio, TwlBg
 
| gpio, TwlBg
| Touchscreen
+
| Touchscreen Pen Down
 
|-
 
|-
 
| 0x64
 
| 0x64
Line 240: Line 252:
 
| 0x66
 
| 0x66
 
| gpio, TwlBg
 
| gpio, TwlBg
| ?
+
| GPIO_DATA1.bit1 (sfio = ?)
 
|-
 
|-
 
| 0x68
 
| 0x68
 
| gpio, TwlBg
 
| gpio, TwlBg
| IR
+
| C-stick Interrupt
 
|-
 
|-
 
| 0x69
 
| 0x69
 
| gpio, TwlBg
 
| gpio, TwlBg
| ?
+
| IrDA Interrupt
 
|-
 
|-
 
| 0x6A
 
| 0x6A
 
| gpio, TwlBg
 
| gpio, TwlBg
| ?
+
| Gyro Interrupt
 
|-
 
|-
 
| 0x6B
 
| 0x6B
 
| gpio, TwlBg
 
| gpio, TwlBg
| ?
+
| GPIO_DATA3.bit3 (sfio = ?)
 
|-
 
|-
 
| 0x6C
 
| 0x6C
 
| gpio, TwlBg
 
| gpio, TwlBg
| ?
+
| GPIO_DATA3.bit4 (sfio = ?)
 
|-
 
|-
 
| 0x6D
 
| 0x6D
 
| gpio, TwlBg
 
| gpio, TwlBg
| ?
+
| GPIO_DATA3.bit5 (sfio = ?)
 
|-
 
|-
 
| 0x6E
 
| 0x6E
 
| gpio, TwlBg
 
| gpio, TwlBg
| ?
+
| GPIO_DATA3.bit6 (sfio = ?)
 
|-
 
|-
 
| 0x6F
 
| 0x6F
 
| gpio, TwlBg
 
| gpio, TwlBg
| ?
+
| GPIO_DATA3.bit7 (sfio = ?)
 
|-
 
|-
 
| 0x70
 
| 0x70
 
| gpio, TwlBg
 
| gpio, TwlBg
| ?
+
| GPIO_DATA3.bit8 (sfio = ?)
 
|-
 
|-
 
| 0x71
 
| 0x71
 
| gpio, TwlBg
 
| gpio, TwlBg
| MCU (HOME/POWER pressed/released or WiFi switch pressed)
+
| MCU (HOME/POWER pressed/released or WiFi switch pressed, etc.)
 
|-
 
|-
 
| 0x72
 
| 0x72
 
| gpio, TwlBg
 
| gpio, TwlBg
| ?
+
| NFC
 
|-
 
|-
 
| 0x73
 
| 0x73
 
| TwlBg
 
| TwlBg
| ?
+
| GPIO_DATA3.bit11 (sfio = ?)
 
|-
 
|-
 
| 0x74
 
| 0x74
Line 297: Line 309:
 
| ?
 
| ?
 
| Gamecard inserted
 
| Gamecard inserted
 +
|-
 +
| 0x76
 +
| -
 +
| L2C
 
|-
 
|-
 
| 0x78 to 0x7B
 
| 0x78 to 0x7B
Line 305: Line 321:
 
0x7C to 0x84 (bit2 clear)
 
0x7C to 0x84 (bit2 clear)
 
| Kernel
 
| Kernel
| ?
+
| Other PMU interrupts (line may not exist at all)
 
|}
 
|}
 
(interrupts from 0x80 and up can't be mapped in available builds of the kernel)
 
(interrupts from 0x80 and up can't be mapped in available builds of the kernel)
  
  
There are 2 tables in the ARM11 kernel: the first has 32 * 2(or 32 * 4) 8-byte entries. This table is for the private interrupts that belong to each core.  The data for each interrupt can be found by doing table_base + (core_num * 0x100) + (intr_num * 8).  The second table is for public hardware interrupts and the data for each interrupt can be retrieved by doing table_base + (intr_num * 8).
+
There are 2 tables in the ARM11 kernel: the first has 32 * 2(or 32 * 4) 8-byte entries. This table is for the private interrupts that belong to each core.  The data for each interrupt can be found by doing table_base + (core_num * 0x100) + (intr_num * 8).  The second table is for public hardware interrupts and the data for each interrupt can be retrieved by doing table_base + (intr_num * 8).
  
 
= InterruptData =
 
= InterruptData =

Revision as of 21:41, 10 May 2020

Interrupts

Interrupt priority is 0-0xF. A priority of 0xF means that the interrupt is disabled.

Private Interrupts

Each CPU core has 32 software interrupts that are private and belong to that core. These interrupts are numbers 0-0x1F for each core. The hardware interrupts are not core-specific and start at interrupt ID 0x20.

IRQ Listener Description
0 MPCore software-interrupt. Not configured.
0x1 MPCore software-interrupt. Used by BOOT11 to kickstart Core1.
0x2-0x3 MPCore software-interrupt. Seem to be unused.
0x4 Kernel MPCore software-interrupt. Used to manage the performance counter.
0x5 Kernel MPCore software-interrupt. Does apparently nothing.
0x6 Kernel MPCore software-interrupt. Extensively used by KernelSetState (and contains most of the actual code of the latter).
0x7 Kernel MPCore software-interrupt. See KCacheMaintenanceInterruptEvent
0x8 Kernel MPCore software-interrupt. Used for scheduling.
0x9 Kernel MPCore software-interrupt. Used when handling exceptions that require termination of a thread or a process, and in some cases by svcSetDebugThreadContext, to store VFP registers in the thread's register storage.
0xA Kernel TLB operations interrupt, see KTLBOperationsInterruptEvent
0xB-0xE MPCore software-interrupt. Not configured.
0xF dmnt/debugger MPCore software-interrupt. Used to abstract FIQ (debug). This interrupt is never sent to core2 nor core3 on N3DS.
0x1D Kernel MPCore timer.
0x1E Kernel MPCore watchdog - set when the watchdog counter reaches 0 in timer mode, causes interrupt 30 to set as pending. Only set on core 1 as core 1's timer is used for everything.

Hardware Interrupts

There are 0x60 hardware interrupts starting at 0x20 and continuing up to 0x7F. These are not private and are accessible from any core.

IRQ Listener Description
0x24 ? SPI bus 2 interrupt status update
0x28 gsp, TwlBg PSC0
0x29 gsp, TwlBg PSC1
0x2A gsp, TwlBg PDC0 (VBlank0)
0x2B gsp, TwlBg PDC1 (VBlank1)
0x2C gsp, TwlBg PPF
0x2D gsp, TwlBg P3D
0x30-0x38 Kernel Old CDMA Event 0..8 (9 separate IRQ lines)
0x39 Kernel Old CDMA Faulting (eg. CCR=0, or event>15)
0x3A Kernel New CDMA Event 0..31 (shared IRQ line)
0x3B Kernel New CDMA Faulting (eg. CCR=0)
0x40 nwm WIFI SDIO Controller @ 0x10122000
0x41 nwm WIFI SDIO Controller IRQ pin @ 0x10122000
0x42 nwm_dev? Debug WIFI SDIO Controller @ 0x10100000 ?
0x43 nwm_dev? Debug WIFI SDIO Controller @ 0x10100000 ?
0x44 ? NTRCARD (maybe?)
0x45 mvd (New3DS) L2B_0 (First RGB-to-RGBA Converter)
0x46 mvd (New3DS) L2B_1 (Second RGB-to-RGBA Converter)
0x48 camera Camera Bus 0 (DSi cameras)
0x49 camera Camera Bus 1 (left-eye)
0x4A dsp General interrupt from DSP, including semaphore and command/reply registers status change
0x4B camera Y2R Conversion Finished
0x4C TwlBg LGYFB_0 Legacy GBA/NDS Video
0x4D TwlBg LGYFB_1 Legacy GBA/NDS Video
0x4E mvd (New3DS) Y2R2 End Event
0x4F mvd (New3DS) MVD general interrupt?
0x50 pxi, TwlBg Sync (bit 29 from Arm9's PXI_SYNC)
0x51 pxi, TwlBg Sync 2 (bit 30 from Arm9's PXI_SYNC)
0x52 pxi, TwlBg Send Fifo Empty
0x53 pxi, TwlBg Receive Fifo Not Empty
0x54 i2c, TwlBg I2C Bus0 work done
0x55 i2c, TwlBg I2C Bus1 work done
0x56 spi, TwlBg SPI bus 3 interrupt status update
0x57 spi, TwlBg SPI bus 1 interrupt status update
0x58 Kernel PDN Wake Event
0x59 TwlBg PDN "switch to legacy mode" done (?)
0x5A mic General microphone interrupt (?)
0x5C i2c, TwlBg I2C Bus2 work done
0x5F mp DS WiFi registers
0x60 gpio, TwlBg Shell opened
0x62 gpio, TwlBg Shell closed
0x63 gpio, TwlBg Touchscreen Pen Down
0x64 gpio, TwlBg Headphone jack plugged in/out
0x66 gpio, TwlBg GPIO_DATA1.bit1 (sfio = ?)
0x68 gpio, TwlBg C-stick Interrupt
0x69 gpio, TwlBg IrDA Interrupt
0x6A gpio, TwlBg Gyro Interrupt
0x6B gpio, TwlBg GPIO_DATA3.bit3 (sfio = ?)
0x6C gpio, TwlBg GPIO_DATA3.bit4 (sfio = ?)
0x6D gpio, TwlBg GPIO_DATA3.bit5 (sfio = ?)
0x6E gpio, TwlBg GPIO_DATA3.bit6 (sfio = ?)
0x6F gpio, TwlBg GPIO_DATA3.bit7 (sfio = ?)
0x70 gpio, TwlBg GPIO_DATA3.bit8 (sfio = ?)
0x71 gpio, TwlBg MCU (HOME/POWER pressed/released or WiFi switch pressed, etc.)
0x72 gpio, TwlBg NFC
0x73 TwlBg GPIO_DATA3.bit11 (sfio = ?)
0x74 ? Gamecard related
0x75 ? Gamecard inserted
0x76 - L2C
0x78 to 0x7B Kernel Core 0-3 Performance monitor counter (any) overflow
0x7A to 0x82 (PDN_MPCORE_CFG bit2 set) or

0x7C to 0x84 (bit2 clear)

Kernel Other PMU interrupts (line may not exist at all)

(interrupts from 0x80 and up can't be mapped in available builds of the kernel)


There are 2 tables in the ARM11 kernel: the first has 32 * 2(or 32 * 4) 8-byte entries. This table is for the private interrupts that belong to each core. The data for each interrupt can be found by doing table_base + (core_num * 0x100) + (intr_num * 8). The second table is for public hardware interrupts and the data for each interrupt can be retrieved by doing table_base + (intr_num * 8).

InterruptData

Offset Type Description
0x0 KBaseInterruptEvent * Pointer to the KBaseInterruptEvent object for this interrupt
0x4 u8 Interrupt will be disabled by the IRQ handler as soon as it is acknowledged.

Ignored for FIQ: the FIQ handler always sets bit2 of PDN_FIQ_CNT

0x5 u8 Interrupt is disabled
0x6 u8 Interrupt priority
0x7 u8 Unused, alignment

Interrupt Table (New3DS)

(0xFFF318F4 in 10.3)

Offset Type Description
0x0 InterruptData[224] Data for all hardware and software interrupts
0x700 KObjectMutex Mutex