3dbrew

Corelink DMA Engines: Difference between revisions

← Older edit
No edit summary
Profi200 (talk | contribs)
Trusted
137 edits
 
(14 intermediate revisions by 4 users not shown)
Line 1: Line 1:
XDMA cannot access the ARM9 bootrom at all.
==DmaConfig==
==DmaConfig==
Size of struct is 24 bytes.
Size of struct is 24 bytes.
Line 5: Line 7:
     sint8_t channel_sel; // @0 Selects which DMA channel to use: 0-7, -1 = don't care.
     sint8_t channel_sel; // @0 Selects which DMA channel to use: 0-7, -1 = don't care.
     uint8_t endian_swap_size; // @1 Accepted values: 0=none, 2=16bit, 4=32bit, 8=64bit.
     uint8_t endian_swap_size; // @1 Accepted values: 0=none, 2=16bit, 4=32bit, 8=64bit.
     uint8_t flags; // @2 bit0: DST_CFG, bit1: SRC_CFG, bit2: SHALL_BLOCK, bit3: ???, bit6: DST_ALT_CFG, bit7: SRC_ALT_CFG
     uint8_t flags; // @2 bit0: SRC_IS_PERIPHERAL, bit1: DST_IS_PERIPHERAL, bit2: SHALL_BLOCK, bit3: KEEP_ALIVE, bit6: SRC_IS_RAM, bit7: DST_IS_RAM
     uint8_t padding;
     uint8_t padding;
     DmaSubConfig dst_cfg;
     DmaSubConfig dst_cfg;
Line 12: Line 14:


  struct DmaSubConfig {
  struct DmaSubConfig {
     uint8_t peripheral_id; // @0
     sint8_t peripheral_id; // @0 If not *_IS_RAM set, this must be < 0x1E.
     uint8_t type; // @1 Accepted values: 4=fixed_addr??, 8=increment_addr??, 12=lgy_fb_copy?, 15=userspace_copy?
     uint8_t allowed_burst_sizes; // @1 Accepted values: 4, 8, 4|8 = 12, 1|2|4|8 = 15  
     uint16_t unk3; // @2
     sint16_t gather_granule_size; // @2
     uint16_t transfer_size?; // @4
     sint16_t gather_stride; // @4 Has to be >= 0, must not be 0 if peripheral_id == 0xFF.
     uint16_t unk4; // @6
     sint16_t scatter_granule_size; // @6
     uint16_t transfer_stride?; // @8
     sint16_t scatter_stride; // @8 Can be negative.
  }
  }


If SRC_CFG/DST_CFG is set in the flags field, the configuration for src/dst is loaded from src_cfg/dst_cfg respectively. If the *_ALT_CFG flag is set same thing goes, except byte0 of each cfg is forced to 0xFF. ALT_CFG has priority over CFG.
If SRC_IS_PERIPHERAL/SRC_IS_PERIPHERAL is set in the flags field, the configuration for src/dst is loaded from src_cfg/dst_cfg respectively and the transfer will be done from/to a fixed address. If the *_IS_RAM flag is set same thing goes, except byte0 of each cfg is forced to 0xFF (RAM) and the transfer will be done from/to an incrementing address. *_IS_RAM has priority over _IS_PERIPHERAL.


If CFG or ALT_CFG is not set, default configuration is loaded:
If neither *_IS_PERIPHERAL or *_IS_RAM is set, default configuration is loaded:


  .peripheral_id = 0xFF,
  .peripheral_id = 0xFF,
  .unk2 = 0xF,
  .allowed_burst_sizes = 1 | 2 | 4 | 8,
  .unk3 = 0x80,
  .gather_granule_size = 0x80,
  .transfer_size = 0,
  .gather_stride = 0,
  .unk4 = 0x80,
  .scatter_granule_size = 0x80,
  .unk5 = 0,
  .scatter_stride = 0,
 
Checks suggest that unk2 of DmaSubConfig equalling 4 means NO_INCREMENT (don't increment after read/write).


If SHALL_BLOCK is set, the thread will sleep until the DMA engine is ready. If not set, the SVC will return 0xD04007F0 if the DMA channel is busy.
If SHALL_BLOCK is set, the thread will sleep until the DMA engine is ready. If not set, the SVC will return 0xD04007F0 if the DMA channel is busy.
Line 46: Line 46:
| 0x2
| 0x2
| camera (cam)
| camera (cam)
| ?
| Camera Port 1
|-
|-
| 0x3
| 0x3
| camera (cam)
| camera (cam)
| ?
| Camera Port 2
|-
|-
| 0x4
| 0x4
Line 93: Line 93:
|-
|-
| 0x12
| 0x12
| mvd
| mvd (y2r2)
| ?
| SetSendingY
|-
|-
| 0x13
| 0x13
| mvd
| mvd (y2r2)
| ?
| SetSendingU
|-
|-
| 0x14
| 0x14
| mvd
| mvd (y2r2)
| ?
| SetSendingV
|-
|-
| 0x15
| 0x15
| mvd
| mvd (y2r2)
| ?
| SetSendingYUV
|-
|-
| 0x16
| 0x16
| mvd
| mvd (y2r2)
| ?
| SetReceiving
|-
|-
| 0x17
| 0x17
| mvd
| mvd
| ?
| Related to l2b
|-
|-
| 0x18
| 0x18
| mvd
| mvd
| ?
| Related to l2b
|-
|-
| 0x19
| 0x19
| mvd
| mvd
| ?
| Related to l2b
|-
|-
| 0x1A
| 0x1A
| mvd
| mvd
| ?
| Related to l2b
|}
|}


Line 135: Line 135:
!  Module
!  Module
!  Description
!  Description
|-
| 0
| Process9
| CTRCARD1 (0x10004000?)
|-
| 1
| ?
| CTRCARD2 (0x10005000?)
|-
| 2
| ?
| TMIO1 (0x10006000)
|-
| 3
| ?
| TMIO3 (0x10007000)
|-
| 4
| ?
| AES in
|-
| 5
| ?
| AES out
|-
| 6
| ?
| SHA in
|-
| 7
| Process9
| SHA out
|-
|-
|}
|}
Retrieved from "https://www.3dbrew.org/wiki/Corelink_DMA_Engines"