3dbrew

SPI Registers: Difference between revisions

← Older edit
Profi200 (talk | contribs)
Trusted
137 edits
Profi200 (talk | contribs)
Trusted
137 edits
 
(8 intermediate revisions by the same user not shown)
Line 8: Line 8:
|-
|-
| style="background: green" | Yes
| style="background: green" | Yes
| [[#SPI_CNT|SPI_CNT]]0
| [[#SPI_CNT|SPI_CNT]]1
| 0x10142000
| 0x10142000
| 2
| 2
Line 14: Line 14:
|-
|-
| style="background: green" | Yes
| style="background: green" | Yes
| SPI_DATA0
| SPI_DATA1
| 0x10142002
| 0x10142002
| 1  
| 1  
Line 20: Line 20:
|-
|-
| style="background: green" | Yes
| style="background: green" | Yes
| [[#SPI_NEW_CNT|SPI_NEW_CNT]]0
| [[#NSPI_CNT|NSPI_CNT]]1
| 0x10142800
| 0x10142800
| 4
| 4
Line 26: Line 26:
|-
|-
| style="background: green" | Yes
| style="background: green" | Yes
| [[#SPI_NEW_DONE|SPI_NEW_DONE]]0
| [[#NSPI_DONE|NSPI_DONE]]1
| 0x10142804
| 0x10142804
| 4
| 4
Line 32: Line 32:
|-
|-
| style="background: green" | Yes
| style="background: green" | Yes
| [[#SPI_NEW_BLKLEN|SPI_NEW_BLKLEN]]0
| [[#NSPI_BLKLEN|NSPI_BLKLEN]]1
| 0x10142808
| 0x10142808
| 4
| 4
Line 38: Line 38:
|-
|-
| style="background: green" | Yes
| style="background: green" | Yes
| [[#SPI_NEW_FIFO|SPI_NEW_FIFO]]0
| [[#NSPI_FIFO|NSPI_FIFO]]1
| 0x1014280C
| 0x1014280C
| 4
| 4
Line 44: Line 44:
|-
|-
| style="background: green" | Yes
| style="background: green" | Yes
| [[#SPI_NEW_STATUS|SPI_NEW_STATUS]]0
| [[#NSPI_STATUS|NSPI_STATUS]]1
| 0x10142810
| 0x10142810
| 4
| 4
|
|
|-
| style="background: green" | Yes
| [[#NSPI_AUTOPOLL|NSPI_AUTOPOLL]]1
| 0x10142814
| 4
| -
|-
| style="background: green" | Yes
| [[#NSPI_INT_MASK|NSPI_INT_MASK]]1
| 0x10142818
| 4
| -
|-
| style="background: green" | Yes
| [[#NSPI_INT_STAT|NSPI_INT_STAT]]1
| 0x1014281C
| 4
| -
|-
|-style="border-top: double"
|-style="border-top: double"
| style="background: green" | Yes
| style="background: green" | Yes
| [[#SPI_CNT|SPI_CNT]]1
| [[#SPI_CNT|SPI_CNT]]2
| 0x10143000
| 0x10143000
| 2
| 2
Line 56: Line 75:
|-
|-
| style="background: green" | Yes
| style="background: green" | Yes
| SPI_DATA1
| SPI_DATA2
| 0x10143002
| 0x10143002
| 1  
| 1  
Line 62: Line 81:
|-
|-
| style="background: green" | Yes
| style="background: green" | Yes
| [[#SPI_NEW_CNT|SPI_NEW_CNT]]1
| [[#NSPI_CNT|NSPI_CNT]]2
| 0x10143800
| 0x10143800
| 4
| 4
Line 68: Line 87:
|-
|-
| style="background: green" | Yes
| style="background: green" | Yes
| [[#SPI_NEW_DONE|SPI_NEW_DONE]]1
| [[#NSPI_DONE|NSPI_DONE]]2
| 0x10143804
| 0x10143804
| 4
| 4
Line 74: Line 93:
|-
|-
| style="background: green" | Yes
| style="background: green" | Yes
| [[#SPI_NEW_BLKLEN|SPI_NEW_BLKLEN]]1
| [[#NSPI_BLKLEN|NSPI_BLKLEN]]2
| 0x10143808
| 0x10143808
| 4
| 4
Line 80: Line 99:
|-
|-
| style="background: green" | Yes
| style="background: green" | Yes
| [[#SPI_NEW_FIFO|SPI_NEW_FIFO]]1
| [[#NSPI_FIFO|NSPI_FIFO]]2
| 0x1014380C
| 0x1014380C
| 4
| 4
Line 86: Line 105:
|-
|-
| style="background: green" | Yes
| style="background: green" | Yes
| [[#SPI_NEW_STATUS|SPI_NEW_STATUS]]1
| [[#NSPI_STATUS|NSPI_STATUS]]2
| 0x10143810
| 0x10143810
| 4
| 4
|
|
|-
| style="background: green" | Yes
| [[#NSPI_AUTOPOLL|NSPI_AUTOPOLL]]2
| 0x10143814
| 4
| -
|-
| style="background: green" | Yes
| [[#NSPI_INT_MASK|NSPI_INT_MASK]]2
| 0x10143818
| 4
| -
|-
| style="background: green" | Yes
| [[#NSPI_INT_STAT|NSPI_INT_STAT]]2
| 0x1014381C
| 4
| -
|-style="border-top: double"
|-style="border-top: double"
| style="background: green" | Yes
| style="background: green" | Yes
| [[#SPI_CNT|SPI_CNT]]2
| [[#SPI_CNT|SPI_CNT]]3
| 0x10160000
| 0x10160000
| 2
| 2
Line 98: Line 135:
|-
|-
| style="background: green" | Yes
| style="background: green" | Yes
| SPI_DATA2
| SPI_DATA3
| 0x10160002
| 0x10160002
| 1  
| 1  
Line 104: Line 141:
|-
|-
| style="background: green" | Yes
| style="background: green" | Yes
| [[#SPI_NEW_CNT|SPI_NEW_CNT]]2
| [[#NSPI_CNT|NSPI_CNT]]3
| 0x10160800
| 0x10160800
| 4
| 4
Line 110: Line 147:
|-
|-
| style="background: green" | Yes
| style="background: green" | Yes
| [[#SPI_NEW_DONE|SPI_NEW_DONE]]2
| [[#NSPI_DONE|NSPI_DONE]]3
| 0x10160804
| 0x10160804
| 4
| 4
Line 116: Line 153:
|-
|-
| style="background: green" | Yes
| style="background: green" | Yes
| [[#SPI_NEW_BLKLEN|SPI_NEW_BLKLEN]]2
| [[#NSPI_BLKLEN|NSPI_BLKLEN]]3
| 0x10160808
| 0x10160808
| 4
| 4
Line 122: Line 159:
|-
|-
| style="background: green" | Yes
| style="background: green" | Yes
| [[#SPI_NEW_FIFO|SPI_NEW_FIFO]]2
| [[#NSPI_FIFO|NSPI_FIFO]]3
| 0x1016080C
| 0x1016080C
| 4
| 4
Line 128: Line 165:
|-
|-
| style="background: green" | Yes
| style="background: green" | Yes
| [[#SPI_NEW_STATUS|SPI_NEW_STATUS]]2
| [[#NSPI_STATUS|NSPI_STATUS]]3
| 0x10160810
| 0x10160810
| 4
| 4
|
|
|-
| style="background: green" | Yes
| [[#NSPI_AUTOPOLL|NSPI_AUTOPOLL]]3
| 0x10160814
| 4
| -
|-
| style="background: green" | Yes
| [[#NSPI_INT_MASK|NSPI_INT_MASK]]3
| 0x10160818
| 4
| -
|-
| style="background: green" | Yes
| [[#NSPI_INT_STAT|NSPI_INT_STAT]]3
| 0x1016081C
| 4
| -
|}
|}


Line 173: Line 228:
|}
|}


== SPI_NEW_CNT ==
== NSPI_CNT ==
This is an alternative faster interface introduced with the 3DS.
This is an alternative faster interface introduced with the 3DS.


Line 181: Line 236:
|-
|-
| 0-2
| 0-2
| Baudrate?
| Clock
|-
|-
| 6-7
| 6-7
| Device Select
| Device select
|-
|-
| 12
| 12
| ?
| Bus mode (0 = 1 bit, 1 = 4 bit)
|-
|-
| 13
| 13
| Transfer Direction? (0=Incoming, 1=Outgoing)
| Transfer direction (0 = read, 1 = write)
|-
|-
| 15
| 15
| Busy/enable
| 1 = Busy/enable
|}
|}


{| class="wikitable" border="1"
{| class="wikitable" border="1"
!  Device id
!  Device id
!  Device select bits
!  Bus
!  Device select
!  Clock
|-
| 0
| 3
| 0
| 2
|-
| 1, 2
| 3
| 1, 2
| ?, ?
|-
|-
| 0, 3, >=6
| 3
| 1
| 0
| 0
| 5
|-
|-
| 1, 4
| 4, 5
| 1
| 1
| 1, 2
| ?, ?
|-
|-
| 2, 5
| 6
| 2
| 2
| 0
| ?
|}
|}


== NSPI_DONE ==
{| class="wikitable" border="1"
{| class="wikitable" border="1"
!  Device id
!  BIT
!  Used baudrate
!  DESCRIPTION
|-
| 0
| Chip select
|-
| 1-31
| Unused
|}
 
Contains 1 when the SPI slave is selected. A 0 is written here on transfer end to deselect the slave.
 
== NSPI_BLKLEN ==
{| class="wikitable" border="1"
!  BIT
!  DESCRIPTION
|-
| 0-20
| Transfer size
|-
| 21-31
| Unused
|}
 
The number of bytes to be sent/read is written to this register.
 
== NSPI_FIFO ==
{| class="wikitable" border="1"
!  BIT
!  DESCRIPTION
|-
|-
| 3
| 0-31
| 5
| Data
|}
 
32-bit FIFO for reading/writing the SPI payload. This FIFO is one way (half-duplex).
 
== NSPI_STATUS ==
{| class="wikitable" border="1"
!  BIT
!  DESCRIPTION
|-
|-
| 0
| 0
| 2
| FIFO full (0 = not full, 1 = full)
|-
| 1-31
| Unused
|}
 
At transfer start and every 32 bytes the FIFO becomes busy.
 
== NSPI_AUTOPOLL ==
{| class="wikitable" border="1"
!  BIT
!  DESCRIPTION
|-
| 0-7
| Command
|-
| 16-19
| Timeout (Tries = 31<<Clock (from [[#NSPI_CNT|NSPI_CNT]]) + Timeout)
|-
| 24-26
| Bit offset (0-7)
|-
| 30
| Poll for a set or unset bit
|-
| 31
| 1 = Enable/Busy
|}
|}


== SPI_NEW_DONE ==
This automatically sends a command to the device and compares the specified bit in the response with bit 30 until it matches or a timeout occurs.
When the transfer is finished, a 0 has to be written to this register.


==SPI_NEW_BLKLEN==
== NSPI_INT_MASK ==
The number of bytes to be sent/read is written to this register.
{| class="wikitable" border="1"
!  BIT
!  DESCRIPTION
|-
| 0
| Transfer finished (1 = disabled)
|-
| 1
| Autopoll success (1 = disabled)
|-
| 2
| Autopoll timeout (1 = disabled)
|}


==SPI_NEW_FIFO==
== NSPI_INT_STAT ==
32-bit FIFO for reading/writing the SPI payload.
{| class="wikitable" border="1"
!  BIT
!  DESCRIPTION
|-
| 0
| Transfer finished (also fires on each autopoll try?)
|-
| 1
| Autopoll success
|-
| 2
| Autopoll timeout
|}


==SPI_NEW_STATUS==
[[ARM11_Interrupts#Hardware_Interrupts|Interrupt]] ID 0x24, 0x56 or 0x57 (depending on the bus) is fired when any of the bits change to 1 except for interrupts masked in [[#NSPI_INT_MASK|NSPI_INT_MASK]]. Writing 1 to a bit in this register aknowledges the interrupt.
Bit0: FIFO busy.
Retrieved from "https://www.3dbrew.org/wiki/SPI_Registers"