DSP Binary: Difference between revisions
m fix wiki links |
|||
(11 intermediate revisions by 6 users not shown) | |||
Line 1: | Line 1: | ||
{| class="wikitable" border="1" | {| class="wikitable" border="1" | ||
! Offset | ! Offset | ||
Line 8: | Line 6: | ||
| 0x0 | | 0x0 | ||
| 0x100 | | 0x100 | ||
| RSA Signature | | RSA Signature over bytes 0x100-0x300 | ||
|- | |- | ||
| 0x100 | | 0x100 | ||
Line 16: | Line 14: | ||
| 0x104 | | 0x104 | ||
| 4 | | 4 | ||
| DSP | | DSP binary size | ||
|- | |- | ||
| 0x108 | | 0x108 | ||
| 2 | | 2 | ||
| | | Memory layout (bits 0-7: Program ram, 8-15: Data ram). Each bit represents a memory region. The region is always 0x8000 bytes in size (the first region starts at 0x1FF00000; the next is a 0x1FF08000 and so on). The HW registers for DSP memory configuration are [[CONFIG11_Registers#CFG11_SHAREDWRAM_32K_DATA|CFG11_SHAREDWRAM_32K_DATA]] and [[CONFIG11_Registers#CFG11_SHAREDWRAM_32K_CODE|CFG11_SHAREDWRAM_32K_CODE]], located at physical address 0x10140000 (mapped to 0x1EC40000). | ||
|- | |- | ||
| 0x10C | | 0x10C | ||
| 1 | | 1 | ||
| ? | |? | ||
|- | |- | ||
| 0x10D | | 0x10D | ||
| 1 | | 1 | ||
| Special segment | | Special segment memory type (0=1=0x1FF00000(Program ram)+,2=0x1FF40000(Data ram)+) | ||
|- | |- | ||
| 0x10E | | 0x10E | ||
| 1 | | 1 | ||
| Num segments (must be 1 | | Num segments (must be 1-10) | ||
|- | |- | ||
| 0x10F | | 0x10F | ||
| 1 | | 1 | ||
| Flags | | Flags: | ||
bit0: if set, DSP module calls [[DSP:RecvData]] on all three registers and expects them to reply value 1 | |||
bit1: if set, load special segment | |||
|- | |- | ||
| 0x110 | | 0x110 | ||
| 4 | | 4 | ||
| Special segment Start | | Special segment Start address in 16-bit words | ||
|- | |- | ||
| 0x114 | | 0x114 | ||
| 4 | | 4 | ||
| Special segment | | Special segment size in bytes | ||
|- | |- | ||
| 0x118 | | 0x118 | ||
Line 70: | Line 72: | ||
| 4 | | 4 | ||
| 4 | | 4 | ||
| Start | | Start address in 16-bit words (must be < 0x20000 for type 0, < 0x10000 for type 1,2) | ||
|- | |- | ||
| 8 | | 8 | ||
Line 78: | Line 80: | ||
| 15 | | 15 | ||
| 1 | | 1 | ||
| | | Memory type (0=1=0x1FF00000 (Program ram)+,2=0x1FF40000 (Data ram)+) | ||
|- | |- | ||
| 16 | | 16 | ||
Line 86: | Line 88: | ||
The normal ending of this files is *.cdc | The normal ending of this files is *.cdc | ||
[[Category:File formats]] | |||
[[Category:DSP]] |