DSP Binary: Difference between revisions

Ichfly (talk | contribs)
No edit summary
Ichfly (talk | contribs)
No edit summary
Line 20: Line 20:
| 0x108
| 0x108
| 2
| 2
| Memory layout (bits 0-7: ???, 8-15: ???). Each bit represents a memory region. The region is always 0x8000 bytes in size (the first region starts at 0x1FF00000; the next is a 0x1FF08000 and so on). The HW registers for DSP memory configuration are (u8*)(0x1EC40000 + bit position) (?).
| Memory layout (bits 0-7: Program ram, 8-15: Data ram). Each bit represents a memory region. The region is always 0x8000 bytes in size (the first region starts at 0x1FF00000; the next is a 0x1FF08000 and so on). The HW registers for DSP memory configuration are (u8*)(0x1EC40000 + bit position) (?).
|-
|-
| 0x10C
| 0x10C
Line 28: Line 28:
| 0x10D
| 0x10D
| 1
| 1
| Special segment Mem type (0=1=0x1FF00000+,2=0x1FF40000+)
| Special segment Mem type (0=1=0x1FF00000(Program ram)+,2=0x1FF40000(Dataram)+)
|-
|-
| 0x10E
| 0x10E