Corelink DMA Engines: Difference between revisions
| (4 intermediate revisions by 2 users not shown) | |||
| Line 7: | Line 7: | ||
sint8_t channel_sel; // @0 Selects which DMA channel to use: 0-7, -1 = don't care. | sint8_t channel_sel; // @0 Selects which DMA channel to use: 0-7, -1 = don't care. | ||
uint8_t endian_swap_size; // @1 Accepted values: 0=none, 2=16bit, 4=32bit, 8=64bit. | uint8_t endian_swap_size; // @1 Accepted values: 0=none, 2=16bit, 4=32bit, 8=64bit. | ||
uint8_t flags; // @2 bit0: | uint8_t flags; // @2 bit0: SRC_IS_PERIPHERAL, bit1: DST_IS_PERIPHERAL, bit2: SHALL_BLOCK, bit3: KEEP_ALIVE, bit6: SRC_IS_RAM, bit7: DST_IS_RAM | ||
uint8_t padding; | uint8_t padding; | ||
DmaSubConfig dst_cfg; | DmaSubConfig dst_cfg; | ||
| Line 93: | Line 93: | ||
|- | |- | ||
| 0x12 | | 0x12 | ||
| mvd | | mvd (y2r2) | ||
| | | SetSendingY | ||
|- | |- | ||
| 0x13 | | 0x13 | ||
| mvd | | mvd (y2r2) | ||
| | | SetSendingU | ||
|- | |- | ||
| 0x14 | | 0x14 | ||
| mvd | | mvd (y2r2) | ||
| | | SetSendingV | ||
|- | |- | ||
| 0x15 | | 0x15 | ||
| mvd | | mvd (y2r2) | ||
| | | SetSendingYUV | ||
|- | |- | ||
| 0x16 | | 0x16 | ||
| mvd | | mvd (y2r2) | ||
| | | SetReceiving | ||
|- | |- | ||
| 0x17 | | 0x17 | ||
| mvd | | mvd | ||
| | | Related to l2b | ||
|- | |- | ||
| 0x18 | | 0x18 | ||
| mvd | | mvd | ||
| | | Related to l2b | ||
|- | |- | ||
| 0x19 | | 0x19 | ||
| mvd | | mvd | ||
| | | Related to l2b | ||
|- | |- | ||
| 0x1A | | 0x1A | ||
| mvd | | mvd | ||
| | | Related to l2b | ||
|} | |} | ||
| Line 138: | Line 138: | ||
| 0 | | 0 | ||
| Process9 | | Process9 | ||
| | | CTRCARD1 (0x10004000?) | ||
|- | |||
| 1 | |||
| ? | |||
| CTRCARD2 (0x10005000?) | |||
|- | |||
| 2 | |||
| ? | |||
| TMIO1 (0x10006000) | |||
|- | |||
| 3 | |||
| ? | |||
| TMIO3 (0x10007000) | |||
|- | |||
| 4 | |||
| ? | |||
| AES in | |||
|- | |||
| 5 | |||
| ? | |||
| AES out | |||
|- | |||
| 6 | |||
| ? | |||
| SHA in | |||
|- | |- | ||
| 7 | | 7 | ||
| Process9 | | Process9 | ||
| SHA | | SHA out | ||
|- | |- | ||
|} | |} | ||