GPU/External Registers: Difference between revisions
→Flags Register - 0x1EF00C10: More info about the 32x32 block mode |
Steveice10 (talk | contribs) mNo edit summary |
||
| Line 344: | Line 344: | ||
|} | |} | ||
These 3 registers are used by [[GSP_Shared_Memory|GX command]] 1. This is used for [[ | These 3 registers are used by [[GSP_Shared_Memory|GX command]] 1. This is used for [[GPU/Internal_Registers|GPU commands]]. | ||
== Framebuffers == | == Framebuffers == | ||