533
edits
Changes
Jump to navigation
Jump to search
LGR is what's written on the SoC in N3DS teardowns →PDN_MPCORE_SOCMODE
Line 386:
Line 386:
| 0-2
| 0-2
| SoC mode.
| SoC mode.
−0=O3DS (2 cores, 256MHz),<br/>
+Possible values:
−1=N3DS (4 cores, 256MHz), 5=N3DS (4 cores, 804MHz),<br/>
+ 0=O3DS (2 cores, 256MHz)
−2=N3DS prototype (2 cores, 256MHz), 3=N3DS prototype (2 cores, 536MHz).<br/>
+ 1=N3DS (LGR2?, 4 cores, 256MHz), 5=N3DS (LGR2?, 4 cores, 804MHz)
+ 2=N3DS prototype (LGR, 2 cores, 256MHz), 3=N3DS prototype (LGR, 2 cores, 536MHz)
+N3DS modes enable the New 3DS FCRAM extension and are needed to access N3DS-only devices.
N3DS modes enable the New 3DS FCRAM extension and are needed to access N3DS-only devices.
|-
|-